HC705V8GRSSLASHD datasheet(134/172 Pages) NXP

134 / 172 page

SECTION 15: MESSAGE DATA LINK CONTROLLER

Page 123

MC68HC705V8 Specification Rev. 2.1

This one clock resolution allows the MDLC to properly differentiate between the different

bits and symbols, without reducing the valid window for receiving bits and symbols from

transmitters onto the J1850 bus having varying oscillator frequencies.

In VPW bit encoding, the tolerances for the both passive and active data bits and symbols

are defined with no gaps between definitions. For example, the maximum length of a

passive logic zero is equal to the minimum length of a passive logic one, and the maximum

length of an active logic zero is equal to the minimum length of a valid SOF symbol.

15.5.4.1

Invalid Passive Bit

If the passive to active transition beginning the next data bit or symbol occurs between the

active to passive transition beginning the current data bit or symbol and

a, the current bit

would be invalid. See Figure 15-12(1).

15.5.4.2

Valid Passive Logic Zero

If the passive to active transition beginning the next data bit or symbol occurs between

and

b, the current bit would be considered a logic zero. See Figure 15-12(2).

15.5.4.3

Valid Passive Logic One

If the passive to active transition beginning the next data bit or symbol occurs between

and

c, the current bit would be considered a logic one. See Figure 15-12(3).

(1) Invalid Passive

(2) Valid Passive

(3) Valid Passive

µs

128

µs

Figure 15-12:

J1850 VPW Passive Symbols

(4) Valid EOD

Symbol

Logic One

Bit

Logic Zero

200

µs

Active

Passive

Active

Passive

Active

Passive

Active

Passive

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705V8GRS/D Datasheet(PDF) 134 Page - NXP Semiconductors

HC705V8GRS/D Datasheet(HTML) 134 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL