Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPC604 Datasheet(PDF) 29 Page - NXP Semiconductors

Part # MPC604
Description  PowerPCTM 604 RISC Microprocessor Technical Summary
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPC604 Datasheet(HTML) 29 Page - NXP Semiconductors

Back Button MPC604 Datasheet HTML 24Page - NXP Semiconductors MPC604 Datasheet HTML 25Page - NXP Semiconductors MPC604 Datasheet HTML 26Page - NXP Semiconductors MPC604 Datasheet HTML 27Page - NXP Semiconductors MPC604 Datasheet HTML 28Page - NXP Semiconductors MPC604 Datasheet HTML 29Page - NXP Semiconductors MPC604 Datasheet HTML 30Page - NXP Semiconductors MPC604 Datasheet HTML 31Page - NXP Semiconductors MPC604 Datasheet HTML 32Page - NXP Semiconductors  
Zoom Inzoom in Zoom Outzoom out
 29 / 32 page
background image
PowerPC 604 RISC Microprocessor Technical Summary
29
1.3.5 Instruction Timing
As shown in Figure 7, the common pipeline of the 604 has six stages through which all instructions must
pass. Some instructions occupy multiple stages simultaneously and some individual execution units have
additional stages. For example, the floating-point pipeline consists of three stages through which all
floating-point instructions must pass.
Floating-point
assist
00E00
Defined by the PowerPC architecture, but not required in the 604.
Reserved
00E10–00EFF
—
Performance
monitoring
interrupt
00F00
The performance monitoring interrupt is a 604-specific excepting and is used
with the 604 performance monitor, described in Section 1.5, “Performance
Monitor.”
The performance monitoring facility can be enabled to signal an exception
when the value in one of the performance monitor counter registers (PMC1 or
PMC2) goes negative. The conditions that can cause this exception can be
enabled or disabled in the monitor mode control register 0 (MMCR0).
Although the exception condition may occur when the MSR EE bit is cleared,
the actual interrupt is masked by the EE bit and cannot be taken until the EE bit
is set.
Reserved
01000–012FF
—
Instruction
address
breakpoint
01300
An instruction address breakpoint exception occurs when the address (bits 0 to
29) in the IABR matches the next instruction to complete in the completion unit,
and the IABR enable bit (bit 30) is set to 1.
System
management
interrupt
01400
A system management interrupt is caused when MSR[EE] = 1 and the SMI
input signal is asserted. This exception is provided for use with the nap mode,
which is described in Section 1.4, “Power Management—Nap Mode.”
Reserved
01500-02FFF
—
Reserved
01000–02FFF
Reserved, implementation-specific exceptions. These are not implemented in
the 604.
Table 3. Exceptions and Conditions (Continued)
Exception
Type
Vector Offset
(hex)
Causing Conditions
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
AR
CH
IVE
D B
Y F
RE
ES
CA
LE
SE
MI
CO
ND
UC
TO
R,
INC
.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com