ADF7021 datasheet(6/44 Pages) AD

6 / 44 page

ADF7021

Preliminary Technical Data

Rev. PrI | Page 6 of 44

Parameter

Min

Typ

Max

Unit

Test Conditions

LOGIC INPUTS

Input High Voltage, VINH

0.7 × V DD

Input Low Voltage, VINL

0.2 ×

VDD

Input Current, IINH/IINL

±1

μA

Input Capacitance, CIN

Control Clock Input

MHz

LOGIC OUTPUTS

Output High Voltage, VOH

DVDD − 0.4

IOH = 500 μA

Output Low Voltage, VOL

0.4

IOL = 500 μA

CLKOUT Rise/Fall

CLKOUT Load

TEMPERATURE RANGE (TA)

−40

+85

°C

POWER SUPPLIES

Voltage Supply

VDD

2.3

3.6

All VDD pins must be tied together

Transmit Current Consumption

VDD = 3.0 V, PA is matched into 50 Ω

0 dBm

12.7

FRF = 460 MHz

10 dBm

FRF = 460 MHz

0 dBm

19.3

FRF = 868 MHz

10 dBm

FRF = 868 MHz

Receive Current Consumption

Low Current Mode

High Sensitivity Mode

Power-Down Mode

Low Power Sleep Mode

0.1

μA

1 For definition of frequency deviation, see the Register 2—Transmit Modulation Register section.

2 Measured as maximum unmodulated power. Output power varies with both supply and temperature.

3 For matching details, see the LNA/PA Matching section.

4 Sensitivity for combined matching network case is typically 2 dB less than separate matching networks.

5 See Table 8 for a description of different receiver modes.

6 Follow the matching and layout guidelines to achieve the relevant FCC/ETSI specifications.

ADF7021 Datasheet(PDF) 6 Page - Analog Devices

ADF7021 Datasheet(HTML) 6 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

Datasheet Download

Link URL