Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

USB97C102 Datasheet(PDF) 55 Page - SMSC Corporation

Part # USB97C102
Description  Multi-Endpoint USB Peripheral Controller with Integrated 5 Port HUB
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

USB97C102 Datasheet(HTML) 55 Page - SMSC Corporation

Back Button USB97C102 Datasheet HTML 51Page - SMSC Corporation USB97C102 Datasheet HTML 52Page - SMSC Corporation USB97C102 Datasheet HTML 53Page - SMSC Corporation USB97C102 Datasheet HTML 54Page - SMSC Corporation USB97C102 Datasheet HTML 55Page - SMSC Corporation USB97C102 Datasheet HTML 56Page - SMSC Corporation USB97C102 Datasheet HTML 57Page - SMSC Corporation USB97C102 Datasheet HTML 58Page - SMSC Corporation USB97C102 Datasheet HTML 59Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 80 page
background image
SMSC DS – USB97C102
Page 55
Rev. 03/23/2000
Table 99 - Alternate Address 1 Register
ALT_ADDR1
(0x7F99 - RESET=0x00)
ALTERNATE SIE ADDRESS 1
BIT
NAME
R/W
DESCRIPTION
7
EN_ALTADDR1
R/W
Alternate address.
1 = Enabled, this bit allows Endpoints 4 through 7 to be
available to this address.
0 = Disabled, this register does not affect EP_OK generation.
6
ALT6
R/W
Alternate address bit 6
5
ALT5
R/W
Alternate address bit 5
4
ALT4
R/W
Alternate address bit 4
3
ALT3
R/W
Alternate address bit 3
2
ALT2
R/W
Alternate address bit 2
1
ALT1
R/W
Alternate address bit 1
0
ALT0
R/W
Alternate address bit 0
Note 1: The Firmware (8051) must make sure that endpoint configurations do not overlap.
Table 100 - Alternate Address 2 Register
ALT_ADDR2
(0x7F9E – RESET=0x00)
ALTERNATE SIE ADDRESS 2
BIT
NAME
R/W
DESCRIPTION
7
EN_ALTADDR2
R/W
Alternate address 2.
1 = Enabled, this bit allows Endpoints 8 through 11 to be
available to this address.
0 = Disabled, this register does not affect EP_OK generation.
6
ALT6
R/W
Alternate address bit 6
5
ALT5
R/W
Alternate address bit 5
4
ALT4
R/W
Alternate address bit 4
3
ALT3
R/W
Alternate address bit 3
2
ALT2
R/W
Alternate address bit 2
1
ALT1
R/W
Alternate address bit 1
0
ALT0
R/W
Alternate address bit 0
Table 101 - Alternate Address 3 Register
ALT_ADDR3
(0x7F9F – RESET=0x00)
ALTERNATE SIE ADDRESS 3
BIT
NAME
R/W
DESCRIPTION
7
EN_ALTADDR 3
R/W
Alternate address 3.
1 = Enabled, this bit allows Endpoints 12 through 15 to be
available to this address.
0 = Disabled, this register does not affect EP_OK generation.
6
ALT6
R/W
Alternate address bit 6
5
ALT5
R/W
Alternate address bit 5
4
ALT4
R/W
Alternate address bit 4
3
ALT3
R/W
Alternate address bit 3
2
ALT2
R/W
Alternate address bit 2
1
ALT1
R/W
Alternate address bit 1
0
ALT0
R/W
Alternate address bit 0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com