Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AM29BDS643G Datasheet(PDF) 35 Page - Advanced Micro Devices

Part # AM29BDS643G
Description  64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM29BDS643G Datasheet(HTML) 35 Page - Advanced Micro Devices

Back Button AM29BDS643G Datasheet HTML 31Page - Advanced Micro Devices AM29BDS643G Datasheet HTML 32Page - Advanced Micro Devices AM29BDS643G Datasheet HTML 33Page - Advanced Micro Devices AM29BDS643G Datasheet HTML 34Page - Advanced Micro Devices AM29BDS643G Datasheet HTML 35Page - Advanced Micro Devices AM29BDS643G Datasheet HTML 36Page - Advanced Micro Devices AM29BDS643G Datasheet HTML 37Page - Advanced Micro Devices AM29BDS643G Datasheet HTML 38Page - Advanced Micro Devices AM29BDS643G Datasheet HTML 39Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 49 page
background image
May 8, 2006 25692A2
Am29BDS643G
33
D A TA
SH EE T
AC CHARACTERISTICS
Synchronous/Burst Read
Notes:
1. Figure shows total number of clock set to five.
2. Figure shows that PS (power saving mode) has been enabled; one additional wait state occurs during initial data Da. Latency
is not present if PS is not enabled.
3. If any burst address occurs at a 64-word boundary, two additional clock cycles are inserted, and is indicated by RDY.
Figure 9.
Burst Mode Read (66 and 54 MHz)
Parameter
Description
7G
(40 MHz)
7M
(54 MHz)
5K
(66 MHz)
Unit
JEDEC
Standard
tIACC
Initial Access Time
Max
95
87.5
71
ns
tBACC
Burst Access Time Valid Clock to Output Delay
Max
20
13.5
11
ns
tAVDS
AVD# Setup Time to CLK
Min
5
4
ns
tAVDH
AVD# Hold Time from CLK
Min
7
6
ns
tAVDO
AVD# High to OE# Low
Min
0
0
ns
tACS
Address Setup Time to CLK
Min
5
4
ns
tACH
Address Hold Time from CLK
Min
7
6
ns
tBDH
Data Hold Time from Next Clock Cycle
Max
4
4
ns
tOE
Output Enable to Data, PS, or RDY Valid
Max
20
13.5
11
ns
tCEZ
Chip Enable to High Z
Max
10
10
ns
tOEZ
Output Enable to High Z
Max
10
10
ns
tCES
CE# Setup Time to CLK
Min
5
4
ns
tRDYS
RDY Setup Time to CLK
Min
5
4
ns
tRACC
Ready access time from CLK
Max
20
13.5
11
ns
Da
Da + 1
Da + 2
Da + n
OE#
A/DQ0:
A/DQ15
A16:
A21
Aa
AVD#
RDY
CLK
CE#
tCES
tACS
tAVDS
tAVDH
tAVDO
tACH
tBACC
tRACC
tOE
tOEZ
tCEZ
tIACC
tRYDS
tBDH
Aa
5 cycles for initial access shown.
Programmable wait state function is set to 03h.
1 cycle
wait state
when PS
enabled
18.5 ns typ. (54 MHz)
Hi-Z
Hi-Z
Hi-Z



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com