| Electronic Components Datasheet Search |
|
P83C524 Datasheet(PDF) 41 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
P83C524 Datasheet(HTML) 41 Page - NXP Semiconductors |
|
41 / 76 page ![]() 1997 Dec 15 41 Philips Semiconductors Product specification 8-bit microcontrollers P83C524; P80C528; P83C528 15.1 Power Control Register (PCON) Special modes are activated by software via the PCON SFR. PCON is not bit addressable. The reset value of PCON is 0XXX0000. Table 26 Power Control Register (address 87H) Table 27 Description of the PCON bits Notes 1. If logic 1s are written to PD and IDL at the same time, PD takes precedence. 2. User software should not write 1s to reserved bits. These bits may be used in future 80C51 family products to invoke new features. 76543210 SMOD −−− GF1 GF0 PD IDL BIT SYMBOL FUNCTION 7 SMOD Double Baud rate bit: when set to logic 1 the baud rate is doubled when Timer 1 is used to generate baud rate, and the Serial Port is used in modes 1, 2 or 3. 6 − reserved for future use 5 − reserved for future use 4 − reserved for future use 3 GF1 general-purpose flag bit 2 GF0 general-purpose flag bit 1PD Power-down bit: setting this bit activates Power-down mode 0 IDL Idle mode bit: setting this bit activates the Idle mode. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |