P83CL882TSLASH001 datasheet(38/88 Pages) PHILIPS

38 / 88 page

2001 Jun 19

Philips Semiconductors

Product speciﬁcation

80C51 Ultra Low Power (ULP) telephony controller

P83CL882

6.6.1.2

Timer 2 Mode Register (T2MOD)

Table 50 Timer 2 Mode Register (SFR address C9H)

Table 51 Description of T2MOD bits

6.6.1.3

T2H and T2L Registers

These registers are normal registers in the SFR space. They are the actual timer/counter registers. On the fly reading

can give a wrong value since T2H can be changed after T2L is read and before T2H is read. This situation is indicated

by flag T2RD in T2MOD SFR. In all cases the two 8-bit registers operate as one 16-bit timer/counter register.

6.6.1.4

T2RCH and T2RCL Registers

These registers are normal registers in the SFR space. They are the capture and reload registers depending on the

chosen operation mode. In the Capture mode the T2RCH/T2RCL registers are loaded with the value of the T2H/T2L

registers. In the reload mode the T2H/T2L registers are loaded with the value of the T2RCH/T2RCL registers.

76543210

−−−−−

T2RD

C/T2OE

CP/DCEN

BIT

SYMBOL

DESCRIPTION

7to3

−

Reserved; must be kept to logic 0.

T2RD

Timer 2 read ﬂag. Set/reset by hardware only. This bit is set by hardware if a T2L read

operation is followed by an increment of T2H before a T2H read operation. This bit is

reset on the trailing edge of the next T2L read. This bit is used to indicate that the 16-bit

Timer 2 register is not read properly since the T2H part was incremented by hardware

before it was read.

C/T2OE

Timer 2 output enable bit. Set by software only. When set and T2CON.TF2 is reset

and T2CON.EXF2 is reset, output T2 outputs a clock signal. When this condition is not

met, output T2 outputs a logic 1. The clock output is half the overﬂow frequency of

Timer 2.

CP/DCEN

Down count enable ﬂag. Set by software only. When this bit is set and input T2EX is

set Timer 2 can be conﬁgured (in Auto-reload mode) as an up counter. When this bit is

reset or input T2EX is reset, Timer 2 can be conﬁgured (in Auto-reload mode) as a down

counter.

P83CL882T/001 Datasheet(PDF) 38 Page - NXP Semiconductors

P83CL882T/001 Datasheet(HTML) 38 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Datasheet Download

Link URL