CD4440CS datasheet(5/20 Pages) PHILIPS

5 / 20 page

1996 Dec 20

Philips Semiconductors

Product speciﬁcation

Analog voice scrambler/descrambler

PCD4440T

PINNING INFORMATION

6.1

Pinning

6.2

Pin description

FUNCTIONAL DESCRIPTION

To provide privacy for the end user of a cordless telephone

set, the radio-link audio signal must be scrambled. In the

microphone of the handset and the incoming telephone

line audio path of the base unit a scrambler circuit has to

be implemented. Consequently the audio signal to the

telephone line and to the earpiece must be descrambled.

Both functions can be fulfilled by the PCD4440T by simply

inserting it in the audio path.

SYMBOL

TYPE

DESCRIPTION

SCL

serial clock line (I2C-bus)

SDA

serial data line (I2C-bus)

VSS

negative Supply

signal input

OUT

signal output

VDD

positive supply

OSCI

oscillator input

slave address input (I2C-bus)

handbook, halfpage

MGG728

PCD4440T

OSCI

SDA

VDD

OUT

VSS

SCL

Fig.2 Pin configuration.

7.1

Scrambling

The PCD4440Taccomplishes this task by first filtering the

incoming signal, limiting the bandwidth to 3500 Hz. Then

the signal is split into a high (

> fs) and a low (< fs) frequency

band. Both frequency bands are inverted and added again

to provide a single output signal. Values for 9 split

frequencies fS can be controlled by a scramble code table

in the microcontroller. Control of these split frequencies is

accomplished via the serial two-wire I2C-bus. In addition to

the split frequencies (fs), a transparent mode and mute

instruction can be selected (see Table 1).

Figure 3 shows the signal path for both bands. The lower

band path (on the left side of the diagram) operates on

frequencies f

≤ fs (Split Frequency), the upper band path

(on the right side) on frequencies f

≥ fs.

The input signal contains frequencies from f1 up to f2.

In scrambling mode, the output signal is band limited from

fl (300 Hz) to fh (3500 Hz). In the left path, the input signal

is first limited to fs. The following modulator inverts the

lower band. fl is folded up to fs, fs down to fl. In general, an

input frequency fin is folded to fout =fs +fl − fin. Finally the

folded signal is band limited to fs again.

In the right path, the input signal is first limited to fh.

The following modulator inverts the upper band. fs is folded

up to fh, fh down to fs. In general, an input frequency fin is

folded to fout =fs +fh − fin. Finally, the folded signal is band

limited to fh again. In the last step, the bands are added

and buffered.

Because of the symmetry of the scrambling process,

descrambling is achieved by passing the signal through

another PCD4440T.

In the transparent mode, the input signal is band limited to

3500 Hz. Frequencies from 0 to 300 Hz are not filtered

out.

CD4440CS Datasheet(PDF) 5 Page - NXP Semiconductors

CD4440CS Datasheet(HTML) 5 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

Datasheet Download

Link URL