Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MSC8144 Datasheet(PDF) 39 Page - Freescale Semiconductor, Inc

Part # MSC8144
Description  Quad Core Digital Signal Processor
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MSC8144 Datasheet(HTML) 39 Page - Freescale Semiconductor, Inc

Back Button MSC8144 Datasheet HTML 35Page - Freescale Semiconductor, Inc MSC8144 Datasheet HTML 36Page - Freescale Semiconductor, Inc MSC8144 Datasheet HTML 37Page - Freescale Semiconductor, Inc MSC8144 Datasheet HTML 38Page - Freescale Semiconductor, Inc MSC8144 Datasheet HTML 39Page - Freescale Semiconductor, Inc MSC8144 Datasheet HTML 40Page - Freescale Semiconductor, Inc MSC8144 Datasheet HTML 41Page - Freescale Semiconductor, Inc MSC8144 Datasheet HTML 42Page - Freescale Semiconductor, Inc MSC8144 Datasheet HTML 43Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 80 page
background image
Electrical Characteristics
MSC8144 Quad Core Digital Signal Processor Data Sheet, Rev. 1
Freescale Semiconductor
39
See also Reset Errata for PLL lock and reset duration.
2.7.4
DDR SDRAM AC Timing Specifications
This section describes the AC electrical characteristics for the DDR SDRAM interface.
2.7.4.1
DDR SDRAM Input Timings
Table 22 provides the input AC timing specifications for the DDR SDRAM when VDD(typ) = 2.5 V.
Table 23 provides the input AC timing specifications for the DDR SDRAM when VDD(typ) = 1.8 V.
Table 24 provides the input AC timing specifications for the DDR SDRAM interface.
Figure 8. Timing for a Reset Configuration Write
Table 22. DDR SDRAM Input AC Timing Specifications for 2.5-V Interface
Parameter
Symbol
Min
Max
Unit
AC input low voltage
VIL
—MVREF – 0.31
V
AC input high voltage
VIH
MVREF + 0.31
V
Note:
At recommended operating conditions with VDD of 2.5 ± 5%.
Table 23. DDR2 SDRAM Input AC Timing Specifications for 1.8-V Interface
Parameter
Symbol
Min
Max
Unit
AC input low voltage
VIL
—VREF – 0.25
V
AC input high voltage
VIH
VREF + 0.25
V
Note:
At recommended operating conditions with VDD of 1.8 ± 5%.
Table 24. DDR SDRAM Input AC Timing Specifications
Parameter
Symbol
Min
Max
Unit
Controller Skew for MDQS—MDQ/MECC/MDM1
•400 MHz
•333 MHz
•266 MHz
•200 MHz
tCISKEW
–365
–390
–428
–490
365
390
428
490
ps
ps
ps
ps
Notes:
1.
tCISKEW represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that is
captured with MDQS[n]. Subtract this value from the total timing budget.
2.
At recommended operating conditions with VDD (1.8 V or 2.5 V) ± 5%
PORESET
HRESET
Input
Output (I/O)
SRESET
Output (I/O)
RCW_SRC2,RCW_SRC1,RCW_SRC0,STOP_BS and RCFG_CLKIN_RNG
pins must be valid
1
2
3
Reset configuration write
sequence during this
period.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com