Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

DSP56F802 Datasheet(PDF) 11 Page - Freescale Semiconductor, Inc

Part # DSP56F802
Description  16-bit Digital Signal Controllers
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56F802 Datasheet(HTML) 11 Page - Freescale Semiconductor, Inc

Back Button DSP56F802 Datasheet HTML 7Page - Freescale Semiconductor, Inc DSP56F802 Datasheet HTML 8Page - Freescale Semiconductor, Inc DSP56F802 Datasheet HTML 9Page - Freescale Semiconductor, Inc DSP56F802 Datasheet HTML 10Page - Freescale Semiconductor, Inc DSP56F802 Datasheet HTML 11Page - Freescale Semiconductor, Inc DSP56F802 Datasheet HTML 12Page - Freescale Semiconductor, Inc DSP56F802 Datasheet HTML 13Page - Freescale Semiconductor, Inc DSP56F802 Datasheet HTML 14Page - Freescale Semiconductor, Inc DSP56F802 Datasheet HTML 15Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 40 page
background image
Interrupt and Program Control Signals
56F802 Technical Data, Rev. 9
Freescale Semiconductor
11
2.3 Interrupt and Program Control Signals
2.4 Pulse Width Modulator (PWM) Signals
2.5 Serial Communications Interface (SCI) Signals
Table 2-5 Program Control Signals
No. of
Pins
Signal
Name
Signal
Type
State During
Reset
Signal Description
1
RESET
Input
(Schmitt)
Input
Reset—This input is a direct hardware reset on the processor. When
RESET is asserted low, the controller is initialized and placed in the
Reset state. A Schmitt trigger input is used for noise immunity. When the
RESET pin is deasserted, the initial chip operating mode is latched from
the EXTBOOT pin. The internal reset signal will be deasserted
synchronous with the internal clocks, after a fixed number of internal
clocks.
To ensure complete hardware reset, RESET and TRST should be
asserted together. The only exception occurs in a debugging
environment when a hardware device reset is required and it is
necessary not to reset the OnCE/JTAG module. In this case, assert
RESET, but do not assert TRST.
Table 2-6 Pulse Width Modulator (PWMA) Signals
No. of
Pins
Signal
Name
Signal
Type
State During
Reset
Signal Description
6
PWMA0-5
Output
Tri-stated
PWMA0-5— These are six PWMA output pins.
1
FAULTA0
Input
(Schmitt)
Input
FAULTA0 —This fault input is used for disabling selected PWMA
outputs in cases where fault conditions originate off-chip.
Table 2-7 Serial Communications Interface (SCI0) Signals
No. of
Pins
Signal
Name
Signal
Type
State During
Reset
Signal Description
1
TXD0
GPIOB0
Output
Input/Ou
tput
Input
Input
Transmit Data (TXD0)—SCI0 transmit data output
Port B GPIO—This pin is a General Purpose I/O (GPIO) pin that can
be individually programmed as an input or output pin.
After reset, the default state is SCI output.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com