M68HC05 datasheet(101/118 Pages) FREESCALE

101 / 118 page

3.3-Vdc Control Timing

MC68HC05C9A Advance Information Data Sheet, Rev. 4.1

Freescale Semiconductor

101

Figure 12-7. Power-On Reset Timing Diagram

Figure 12-8. External Reset Timing

3FFE

4064 t

CYC

OSC1 PIN(2)

INTERNAL

CLOCK(3)

INTERNAL

DATA BUS(3)

3FFE

3FFF

(NOTE 1)

1. Power-on reset threshold is typically between 1 V and 2 V.

3. Internal clock, internal address bus, and internal data bus are not available externally.

NEW

PCH

NEW

PCL

2. OSC1 line is meant to represent time only, not frequency.

4. RESET outputs VOL during 4064 POR cycles.

Notes:

RESET PIN

(NOTE 4)

INTERNAL

ADDRESS BUS(3)

INTERNAL

CLOCK(1)

INTERNAL

ADDRESS BUS(1)

Notes:

INTERNAL

DATA BUS(1)

3FFE

3FFF

NEW PC

1. Internal clock, internal address bus, and internal data bus are not available externally.

2. The next rising edge of the internal clock after the rising edge of RESET initiates the reset sequence.

NEW

PCH

NEW

PCL

CODE

RESET(2)

3FFE

M68HC05 Datasheet(PDF) 101 Page - Freescale Semiconductor, Inc

M68HC05 Datasheet(HTML) 101 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL