SCF5249LAG120 datasheet(10/56 Pages) FREESCALE

10 / 56 page

SCF5249 Integrated ColdFire® Microprocessor Data Sheet, Rev. 3

SCF5249 Functional Overview

Freescale Semiconductor

The CD-ROM decoder performs following functions in hardware:

•

Sector sync recognition

•

Descrambling of sectors

•

Verification of the CRC checksum for Mode 1, Mode 2 Form 1, and Mode 2 Form 2 sectors

•

Third-layer error correction is not performed

The CD-ROM encoder performs following functions in hardware:

•

Sector sync recognition

•

Scrambling of sectors

•

Insertion of the CRC checksum for Mode 1, Mode 2 Form 1, and Mode 2 Form 2 sectors.

•

Third-layer error encoding needs to be done in software. This can use approximately 5-10 Mhz of

performance for single-speed.

5.13 Dual UART Module

Two full-duplex UARTs with independent receive and transmit buffers are in this module. Data formats

can be 5, 6, 7, or 8 bits with even, odd, or no parity, and up to 2 stop bits in 1/16 increments. Four-byte

receive buffers and two-byte transmit buffers minimize CPU service calls. The Dual UART module also

provides several error-detection and maskable-interrupt capabilities. Modem support includes

request-to-send (RTS) and clear-to-send (CTS) lines.

The system clock provides the clocking function from a programmable prescaler. You can select full

duplex, auto-echo loopback, local loopback, and remote loopback modes. The programmable Dual UARTs

can interrupt the CPU on various normal or error-condition events.

5.14 Queued Serial Peripheral Interface QSPI

The QSPI module provides a serial peripheral interface with queued transfer capability. It supports up to

16 stacked transfers at a time, making CPU intervention between transfers unnecessary. Transfers of up to

37 Mbits/second are possible at a CPU clock of 140 MHz. The QSPI supports master mode operation only.

5.15 Timer Module

The timer module includes two general-purpose timers, each of which contains a free-running 16-bit timer

for use in any of three modes:

1. Timer Capture. This mode captures the timer value with an external event.

2. Output Capture. This mode triggers an external signal or interrupts the CPU when the timer

reaches a set value

3. Event Counter. This mode counts external events.

The timer unit has an 8-bit prescaler that allows programming of the clock input frequency, which is

derived from the system clock. In addition to the ÷1 and ÷16 clock derived from the bus clock

(CPU clock / 2), the programmable timer-output pins either generate an active-low pulse or toggle the

outputs.

SCF5249LAG120 Datasheet(PDF) 10 Page - Freescale Semiconductor, Inc

SCF5249LAG120 Datasheet(HTML) 10 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Download

Link URL