| Electronic Components Datasheet Search |
|
4571 Datasheet(PDF) 16 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
4571 Datasheet(HTML) 16 Page - Renesas Technology Corp |
|
16 / 126 page ![]() Rev.1.02 May 25, 2007 Page 16 of 124 REJ03B0179-0102 4571 Group DATA MEMORY (RAM) 1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers Z, X, and Y. Set a value to the data pointer certainly when executing an instruction to access RAM (also, set a value after system returns from RAM back-up). Table 9 shows the RAM size. Figure 18 shows the RAM map. • Note Register Z of data pointer is undefined after system is released from reset. Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers. Fig 18. RAM map Table 9 RAM size and pages Part number RAM size M34571G4 128 words × 4 bits (512 bits) M34571G6 M34571GD Register Z Register X 0 0 1 2 3 ... 6 7 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 RAM 128 words × 4 bits (512 bits) 128 words × 4 bits (512 bits) M34571G4 M34571G6 M34571GD Z=0 X=0 to 7 Y=0 to 15 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |