TDA4APE4 datasheet(86/272 Pages) TI

86 / 272 page

Table 5-34. WKUP_GPIO0 Signal Descriptions (continued)

SIGNAL NAME [1]

PIN TYPE

[2]

DESCRIPTION [3]

AND PIN [4]

WKUP_GPIO0_79

General Purpose Input/Output

C32

WKUP_GPIO0_80

General Purpose Input/Output

B33

WKUP_GPIO0_81

General Purpose Input/Output

B31

WKUP_GPIO0_82

General Purpose Input/Output

B29

WKUP_GPIO0_83

General Purpose Input/Output

D31

WKUP_GPIO0_84

General Purpose Input/Output

A32

WKUP_GPIO0_85

General Purpose Input/Output

A30

WKUP_GPIO0_86

General Purpose Input/Output

C28

WKUP_GPIO0_87

General Purpose Input/Output

A21

WKUP_GPIO0_88

General Purpose Input/Output

B16

5.3.14 GPMC

5.3.14.1 MAIN Domain

Table 5-35. GPMC0 Signal Descriptions

SIGNAL NAME [1]

PIN TYPE

[2]

DESCRIPTION [3]

AND PIN [4]

GPMC0_ADVn_ALE

GPMC Address Valid (active low) or Address Latch

Enable

H33

GPMC0_CLK

GPMC clock

P29

GPMC0_CLKOUT

GPMC clock generated for external synchronization

K33

GPMC0_DIR

GPMC Data Bus Signal Direction Control

F33, G28

GPMC0_OEn_REn

GPMC Output Enable (active low) or Read Enable

(active low)

J32

GPMC0_WEn

GPMC Write Enable (active low)

T30

GPMC0_WPn

GPMC Flash Write Protect (active low)

H33

GPMC0_A0

GPMC Address 0 Output. Only used to effectively

address 8-bit data non-multiplexed memories

M31

GPMC0_A1

GPMC Address 1 Output in A/D non-multiplexed mode

and Address 17 in A/D multiplexed mode

N30

GPMC0_A2

GPMC Address 2 Output in A/D non-multiplexed mode

and Address 18 in A/D multiplexed mode

T33

GPMC0_A3

GPMC Address 3 Output in A/D non-multiplexed mode

and Address 19 in A/D multiplexed mode

L32

GPMC0_A4

GPMC Address 4 Output in A/D non-multiplexed mode

and Address 20 in A/D multiplexed mode

P30

GPMC0_A5

GPMC Address 5 Output in A/D non-multiplexed mode

and Address 21 in A/D multiplexed mode

M32

GPMC0_A6

GPMC Address 6 Output in A/D non-multiplexed mode

and Address 22 in A/D multiplexed mode

L33

GPMC0_A7

GPMC Address 7 Output in A/D non-multiplexed mode

and Address 23 in A/D multiplexed mode

U31

GPMC0_A8

GPMC Address 8 Output in A/D non-multiplexed mode

and Address 24 in A/D multiplexed mode

M33

GPMC0_A9

GPMC Address 9 Output in A/D non-multiplexed mode

and Address 25 in A/D multiplexed mode

P31

GPMC0_A10

GPMC Address 10 Output in A/D non-multiplexed mode

and Address 26 in A/D multiplexed mode

N31

GPMC0_A11

GPMC Address 11 Output in A/D non-multiplexed mode

and unused in A/D multiplexed mode

U32

TDA4VPE-Q1, TDA4APE-Q1

SPRSPB4A – JUNE 2024 – REVISED DECEMBER 2024

www.ti.com

Submit Document Feedback

Product Folder Links: TDA4VPE-Q1 TDA4APE-Q1

TDA4APE4 Datasheet(PDF) 86 Page - Texas Instruments

TDA4APE4 Datasheet(HTML) 86 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL