PI7C8152B datasheet(25/90 Pages) PERICOM

25 / 90 page

PI7C8152A & PI7C8152B

2-PORT PCI-TO-PCI BRIDGE

ADVANCE INFORMATION

Page 25 of 90

October 16, 2003 – Revision 1.11

the target is placed in the read data queue directed toward the initiator bus interface and is

transferred to the initiator when the initiator repeats the read transaction.

PI7C8152x accepts a delayed read request by sampling the read address, read bus

command, and address parity. When IRDY_L is asserted, PI7C8152x then samples the

byte enable bits for the first data phase. This information is entered into the delayed

transaction queue. PI7C8152x terminates the transaction by signaling a target retry to the

initiator. Upon reception of the target retry, the initiator is required to continue to repeat the

same read transaction until at least one data transfer is completed, or until a target response

(target abort or master abort) other than a target retry is received.

3.7.5

DELAYED READ COMPLETION ON TARGET BUS

When delayed read request reaches the head of the delayed transaction queue, PI7C8152x

arbitrates for the target bus and initiates the read transaction only if all previously queued

posted write transactions have been delivered. PI7C8152x uses the exact read address and

read command captured from the initiator during the initial delayed read request to initiate

the read transaction. If the read transaction is a non-prefetchable read, PI7C8152x drives

the captured byte enable bits during the next cycle. If the transaction is a prefetchable read

transaction, it drives all byte enable bits to zero for all data phases. If PI7C8152x receives a

target retry in response to the read transaction on the target bus, it continues to repeat the

read transaction until at least one data transfer is completed, or until an error condition is

encountered. If the transaction is terminated via normal master termination or target

disconnect after at least one data transfer has been completed, PI7C8152x does not initiate

any further attempts to read more data.

If PI7C8152x is unable to obtain read data from the target after 224 (default) or 232

(maximum) attempts, PI7C8152x will report system error. The number of attempts is

programmable. PI7C8152x also asserts P_SERR_L if the primary SERR_L enable bit is set

in the command register. See Section 6.4 for information on the assertion of P_SERR_L.

Once PI7C8152x receives DEVSEL_L and TRDY_L from the target, it transfers the data

read to the opposite direction read data queue, pointing toward the opposite inter-face,

before terminating the transaction. For example, read data in response to a downstream

read transaction initiated on the primary bus is placed in the upstream read data queue. The

PI7C8152x can accept one DWORD of read data each PCI clock cycle; that is, no master

wait states are inserted. The number of DWORD’s transferred during a delayed read

transaction matches the prefetch address boundary given in Table 3-4 (assuming no

disconnect is received from the target).

3.7.6

DELAYED READ COMPLETION ON INITIATOR BUS

When the transaction has been completed on the target bus, and the delayed read data is at

the head of the read data queue, and all ordering constraints with posted write transactions

have been satisfied, the PI7C8152x transfers the data to the initiator when the initiator

repeats the transaction. For memory read transactions, PI7C8152x aliases memory read line

and memory read multiple bus commands to memory read when matching the bus

command of the transaction to the bus command in the delayed transaction queue if bit[3]

of offset 74h is set to ‘1’. PI7C8152x returns a target disconnect along with the transfer of

the last DWORD of read data to the initiator. If PI7C8152x initiator terminates the

PI7C8152B Datasheet(PDF) 25 Page - Pericom Semiconductor Corporation

PI7C8152B Datasheet(HTML) 25 Page - Pericom Semiconductor Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

Datasheet Download

Link URL