Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TMPR4938 Datasheet(PDF) 123 Page - Toshiba Semiconductor

Part # TMPR4938
Description  64-Bit TX System RISC TX49 Family
PDF  716 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4938 Datasheet(HTML) 123 Page - Toshiba Semiconductor

Back Button TMPR4938 Datasheet HTML 119Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 120Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 121Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 122Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 123Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 124Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 125Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 126Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 127Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 123 / 716 page
background image
Chapter 7 External Bus Controller
7-13
7.3.7
Access Timing
7.3.7.1
SHWT Option
The SHWT option is selected when the SHWT (Setup/Hold Wait Time) field of the Channel
Control Register is a value other than “0.” This option inserts Setup cycles and Hold cycles
between signals as follows.
Setup cycle: CE* from ADDR, OE* from CE*, BWE* from CE*, SWE* from CE*.
Hold cycle: ADDR from CE*, CE* from OE*, CE* from BWE*, CE* from SWE*
This option is used for I/O devices that are generally slow. All Setup cycles and Hold cycles
will be identical, so each cycle cannot be set individually.
The SHWT mode cannot be used by the Page mode. The SHWT mode can be used by all other
modes, but there is one restriction: the internal bus cannot use Burst access.
The hold cycles of DATA relative to SWE* and BWE* are fixed at one clock cycle, regardless
of the settings of the SHWT option. When the SHWT option is disabled, the setup cycles of SEW*
and BWE* relative to CE*, and the hold cycles of OE*, SEW* and BWE* relative to CE* are one
clock cycle.
Figure 7.3.5 SWHT Disable (Normal Mode, Single Read/Write Cycle)
SYSCLK
CE*/BE*
ADDR [19:0]
OE*
DATA [31:0]
ACK*/READY
(Output)
EBCCRn.PWT:WT=0
EBCCRn.SHWT=0
SWE*/BWE*



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com