TMP93CS32F datasheet(42/180 Pages) TOSHIBA

42 / 180 page

TMP93CS32

2004-02-10

93CS32-40

(4) Notes

The instruction execution unit and the bus interface unit of this CPU operate

independently of each other. Therefore, if the instruction used to clear an interrupt

request flag of an interrupt is fetched before the interrupt is generated, it is possible

that the CPU might execute the fetched instruction to clear the interrupt request flag

while reading the interrupt vector after accepting the interrupt.

To avoid the above occurring, clear the interrupt request flag by entering the

instruction to clear the flag after the DI instruction. In the case of setting an interrupt

enable again by EI instruction after the execution of clearing instruction, execute EI

instruction after clearing instruction and following more than one instruction are

executed. When EI instruction is placed immediately after clearing instruction, an

interrupt becomes enable before interrupt request flags are cleared.

In the case of changing the value of the interrupt mask register<IFF2:0> by

execution of POP SR instruction, disable an interrupt by DI instruction before

execution of POP SR instruction.

TMP93CS32F Datasheet(PDF) 42 Page - Toshiba Semiconductor