TMP88CS38FG datasheet(72/226 Pages) TOSHIBA

72 / 226 page

TMP88CS38/CM38A/CP38A

2007-09-12

88CS38-72

(2) Event counter mode

In this mode, events are counted on the rising edge of the TC2 pin input. The

contents of TC2DR are compared with the contents of the up counter. If a match is

found, an INTTC2 interrupt is generated, and the counter is cleared. The minimum

pulse width to the TC2 pin is shown in Table 2.6.2. Two or more machine cycles are

required for both the “H” and “L” levels of the pulse width. Match detect is executed on

the falling edge of the TC2 pin. A match can not be detected and INTTC2 is not

generated when the pulse is still in a falling state.

Example: Sets the event counter mode and generates an INTTC2 interrupt 640 counts later.

LDW

(TC2DR), 640

;

Sets TC2DR

SET

(EIRH). 6

;

Enables INTTC2 interrupt

(TC2CR), 00011100B

;

Selects TC2 source clock

(TC2CR), 00111100B

;

Starts TC2

Table 2.6.2 Timer/Counter 2 External Clock Source

Minimum Pulse Width [S]

NORMAL, IDLE Mode

“H” Width

3/fc

“L” Width

3/fc

Figure 2.6.4 Event Counter Mode Timing Chart

Timer register

INTTC2 interrupt

TC2 pin input

Up counter

Match detect

Counter clear

Count start

− 1

TMP88CS38FG Datasheet(PDF) 72 Page - Toshiba Semiconductor

TMP88CS38FG Datasheet(HTML) 72 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL