Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TMP88CS38FG Datasheet(PDF) 17 Page - Toshiba Semiconductor

Part # TMP88CS38FG
Description  8-bit single chip microcomputer
PDF  226 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMP88CS38FG Datasheet(HTML) 17 Page - Toshiba Semiconductor

Back Button TMP88CS38FG Datasheet HTML 13Page - Toshiba Semiconductor TMP88CS38FG Datasheet HTML 14Page - Toshiba Semiconductor TMP88CS38FG Datasheet HTML 15Page - Toshiba Semiconductor TMP88CS38FG Datasheet HTML 16Page - Toshiba Semiconductor TMP88CS38FG Datasheet HTML 17Page - Toshiba Semiconductor TMP88CS38FG Datasheet HTML 18Page - Toshiba Semiconductor TMP88CS38FG Datasheet HTML 19Page - Toshiba Semiconductor TMP88CS38FG Datasheet HTML 20Page - Toshiba Semiconductor TMP88CS38FG Datasheet HTML 21Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 226 page
background image
TMP88CS38/CM38A/CP38A
2007-09-12
88CS38-17
STOP mode can also be released by setting the RESET pin low, which immediately
performs the normal reset operation.
Note:
When STOP mode is released with a low hold voltage, the following cautions must
be observed.
The power supply voltage must be at the operating voltage level before releasing
STOP mode. The RESET pin input must also be high, rising together with the
power supply voltage. In this case, if an external time constant circuit has been
connected, the RESET pin input voltage will increase at a slower rate than the
power supply voltage. At this time, there is a danger that a reset may occur if input
voltage level of the RESET pin drops below the non-inverting high-level input
voltage (Hysteresis input).
(2) IDLE mode
IDLE mode is controlled by the system control register 2 and maskable interrupts.
The following status is maintained during IDLE mode.
1. Operation of the CPU and watchdog timer is halted. On-chip peripherals continue
to operate.
2. The data memory, CPU registers and port output latches are all held in the status
in effect before IDLE mode was entered.
3. The program counter holds the address of the instruction following the instruction
which started IDLE mode.
Example: Starting IDLE mode.
SET
(SYSCR2). 4
;
IDLE
← 1
Figure 1.4.12 IDLE Mode
Interrupt request
IMF
= 1
Interrupt processing
Execution of the
instruction which follows
the IDLE mode start
instruction
Normal
release mode
No
No
Reset
Yes (Interrupt release mode)
Yes
Yes
No (High)
Starting IDLE mode
by instruction
Reset input
CPU, WDT are halted



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com