TMP86CS44UG datasheet(124/172 Pages) TOSHIBA

124 / 172 page

Page 114

11. Synchronous Serial Interface (SIO)

11.3 Function

TMP86CS44UG

(2) During the transmit operation

When data is written to SIOTDB, SIOSR<TXF> is cleared to “0”.

In internal clock operation, in case a next transmit data is not written to SIOTDB, the serial clock

stops to “H” level by an automatic-wait function when all of the bit set in the SIOTDB has been

transmitted. Automatic-wait function is released by writing a transmit data to SIOTDB. Then, trans-

mit operation is restarted after maximum 1-cycle of serial clock.

When the next data is written to the SIOTDB before termination of previous 8-bit data with

SIOSR<TXF> “1”, the next data is continuously transferred after transmission of previous data.

In external clock operation, after SIOSR<TXF> is set to “1”, the transmit data must be written to

SIOTDB before the shift operation of the next data begins.

If the transmit data is not written to SIOTDB, transmit error occurs immediately after shift opera-

tion is started. Then, INTSIO interrupt request is generated after SIOSR<TXERR> is set to “1”.

(3) Stopping the transmit operation

There are two ways for stopping transmits operation.

• The way of clearing SIOCR1<SIOS>.

When SIOCR1<SIOS> is cleared to “0”, transmit operation is stopped after all transfer of the

data is finished. When transmit operation is finished, SIOSR<SIOF> is cleared to “0” and

SO pin is kept in high level.

In external clock operation, SIOCR1<SIOS> must be cleared to “0” before SIOSR<SEF> is

set to “1” by beginning next transfer.

• The way of setting SIOCR1<SIOINH>.

Transmit operation is stopped immediately after SIOCR1<SIOINH> is set to “1”. In this

case, SIOCR1<SIOS>, SIOSR register, SIORDB register and SIOTDB register are initial-

ized.

Figure 11-6 Example of Internal Clock and MSB Transmit Mode

A6 A5 A4 A3 A2 A1 A0 B7 B6 B5 B4 B3 B2 B1

C6 C5 C4 C3 C2 C1 C0

Automatic wait

Start shift

operation

Start shift

operation

Start shift

operation

Writing transmit

data B

Writing transmit

data A

Writing transmit

data C

Clearing SIOS

SIOCR1<SIOS>

SIOSR<SIOF>

SIOSR<SEF>

SCK pin outout

SO pin

SIOSR<TXF>

SIOTDB

INTSIO

interrupt

request

TMP86CS44UG Datasheet(PDF) 124 Page - Toshiba Semiconductor

TMP86CS44UG Datasheet(HTML) 124 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL