MSC8144EC datasheet(48/80 Pages) FREESCALE

48 / 80 page

MSC8144EC Quad Core Digital Signal Processor Data Sheet, Rev. 6

Electrical Characteristics

Freescale Semiconductor

2.7.5.7

Measurement and Test Requirements

Since the LP-Serial electrical specification are guided by the XAUI electrical interface specified in Clause 47 of IEEE Std.

802.3ae-2002™, the measurement and test requirements defined here are similarly guided by Clause 47. In addition, the CJPAT

test pattern defined in Annex 48A of IEEE Std. 802.3ae-2002 is specified as the test pattern for use in eye pattern and jitter

measurements. Annex 48B of IEEE Std. 802.3ae-2002 is recommended as a reference for additional information on jitter test

methods.

2.7.5.8

Eye Template Measurements

For the purpose of eye template measurements, the effects of a single-pole high pass filter with a 3 dB point at (baud

frequency)/1667 is applied to the jitter. The data pattern for template measurements is the continuous jitter test pattern (CJPAT)

defined in Annex 48A of IEEE Std. 802.3ae. All lanes of the LP-Serial link shall be active in both the transmit and receive

directions, and opposite ends of the links shall use asynchronous clocks. Four lane implementations shall use CJPAT as defined

in Annex 48A. Single lane implementations shall use the CJPAT sequence specified in Annex 48A for transmission on lane 0.

The amount of data represented in the eye shall be adequate to ensure that the bit error ratio is less than 10

–12. The eye pattern

shall be measured with AC coupling and the compliance template centered at 0 Volts differential. The left and right edges of

the template shall be aligned with the mean zero crossing points of the measured data eye. The load for this test shall be 100

resistive

±5% differential to 2.5 GHz.

Figure 15. Receiver Input Compliance Mask

Table 40. Receiver Input Compliance Mask Parameters Exclusive of Sinusoidal Jitter

Receiver Type

VDIFFmin (mV)

VDIFFmax (mV)

A (UI)

B (UI)

1.25 GBaud

100

800

0.275

0.400

2.5 GBaud

100

800

0.275

0.400

3.125 GBaud

100

800

0.275

0.400

VDIFF max

–VDIFF max

VDIFF min

–VDIFF min

Time (UI)

1 – B

1 – A

MSC8144EC Datasheet(PDF) 48 Page - Freescale Semiconductor, Inc

MSC8144EC Datasheet(HTML) 48 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Datasheet Download

Link URL