Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AFE5803 Datasheet(PDF) 9 Page - Texas Instruments

Part # AFE5803
Description  Fully Integrated, 8-Channel Ultrasound Analog Front End, 0.75 nV/rtHz, 14/12-Bit, 65 MSPS, 158 mW/CH
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

AFE5803 Datasheet(HTML) 9 Page - Texas Instruments

Back Button AFE5803 Datasheet HTML 5Page - Texas Instruments AFE5803 Datasheet HTML 6Page - Texas Instruments AFE5803 Datasheet HTML 7Page - Texas Instruments AFE5803 Datasheet HTML 8Page - Texas Instruments AFE5803 Datasheet HTML 9Page - Texas Instruments AFE5803 Datasheet HTML 10Page - Texas Instruments AFE5803 Datasheet HTML 11Page - Texas Instruments AFE5803 Datasheet HTML 12Page - Texas Instruments AFE5803 Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 53 page
background image
AFE5803
www.ti.com
SLOS763A
– JANUARY 2012 – REVISED JANUARY 2012
DIGITAL CHARACTERISTICS
Typical values are at 25
°C, AVDD = 3.3 V, AVDD_5 = 5 V and AVDD_ADC = 1.8 V, DVDD = 1.8 V, 14 bit sample rate = 65
MSPS, unless otherwise noted. Minimum and maximum values are across the full temperature range: TMIN = 0°C to TMAX =
+85
°C
PARAMETER
CONDITION
MIN
TYP
MAX
UNITS(1)
DIGITAL INPUTS/OUTPUTS
VIH
Logic high input voltage
2
3.3
V
VIL
Logic low input voltage
0
0.3
V
Logic high input current
200
µA
Logic low input current
200
µA
Input capacitance
5
pF
VOH
Logic high output voltage
SDOUT pin
DVDD
V
VOL
Logic low output voltage
SDOUT pin
0
V
LVDS OUTPUTS
with 100 ohms external differential
Output differential voltage
400
mV
termination
Output offset voltage
Common-mode voltage
1100
mV
FCLKP and FCLKM
1X clock rate
10
65
MHz
DCLKP and DCLKM
7X clock rate
70
455
MHz
6X clock rate
60
390
MHz
tsu
Data setup time(2)
350
ps
th
Data hold time(2)
350
ps
ADC INPUT CLOCK
CLOCK frequency
10
65
MSPS
Clock duty cycle
45%
50%
55%
Sine-wave, ac-coupled
0.5
Vpp
Clock input amplitude,
LVPECL, ac-coupled
1.6
Vpp
differential(VCLKP_ADC–VCLKM_ADC)
LVDS, ac-coupled
0.7
Vpp
Common-mode voltage
biased internally
1
V
Clock input amplitude VCLKP_ADC
CMOS CLOCK
1.8
Vpp
(single-ended)
(1)
The DC specifications refer to the condition where the LVDS outputs are not switching, but are permanently at a valid logic level 0 or 1
with 100
Ω external termination.
(2)
Setup and hold time specifications take into account the effect of jitter on the output data and clock. These specifications also assume
that the data and clock paths are perfectly matched within the receiver. Any mismatch in these paths within the receiver would appear
as reduced timing margins
Copyright
© 2012, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Link(s): AFE5803



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com