Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

MUX507IPWR Datasheet(PDF) 25 Page - Texas Instruments

Part # MUX507IPWR
Description  MUX50x 36-V, Low-Capacitance, Low-Leakage-Current, Precision Analog Multiplexers
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

MUX507IPWR Datasheet(HTML) 25 Page - Texas Instruments

Back Button MUX507IPWR Datasheet HTML 21Page - Texas Instruments MUX507IPWR Datasheet HTML 22Page - Texas Instruments MUX507IPWR Datasheet HTML 23Page - Texas Instruments MUX507IPWR Datasheet HTML 24Page - Texas Instruments MUX507IPWR Datasheet HTML 25Page - Texas Instruments MUX507IPWR Datasheet HTML 26Page - Texas Instruments MUX507IPWR Datasheet HTML 27Page - Texas Instruments MUX507IPWR Datasheet HTML 28Page - Texas Instruments MUX507IPWR Datasheet HTML 29Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 43 page
background image
S
D
CGDP
CGDN
CGSN
CGSP
OFF ON
OFF ON
Copyright © 2017, Texas Instruments Incorporated
Temperature (qC)
-75
-50
-25
0
25
50
75
100
125
150
-2000
-1500
-1000
-500
0
500
1000
D006
ID(OFF)+
IS(OFF)+
ID(ON)+
ID(OFF)-
IS(OFF)-
ID(ON)-
25
MUX506, MUX507
www.ti.com
SBAS803A – NOVEMBER 2016 – REVISED NOVEMBER 2017
Product Folder Links: MUX506 MUX507
Submit Documentation Feedback
Copyright © 2016–2017, Texas Instruments Incorporated
8.3 Feature Description
8.3.1 Ultralow Leakage Current
The MUX50x provide extremely low on- and off-leakage currents. The MUX50x are capable of switching signals
from high source-impedance inputs into a high input-impedance op amp with minimal offset error because of the
ultra-low leakage currents. Figure 37 shows typical leakage currents of the MUX50x versus temperature.
Figure 37. Leakage Current vs Temperature
8.3.2 Ultralow Charge Injection
The MUX50x have a simple transmission gate topology, as shown in Figure 38. Any mismatch in the stray
capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is
opened or closed.
Figure 38. Transmission Gate Topology



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com