AR0130CSSC00SPBA0-DP1 datasheet(19/40 Pages) ONSEMI

19 / 40 page

AR0130CS

www.onsemi.com

Figure 17. Frame Format with Embedded Data Lines Enabled

Image

Status & Statistics Data

HBlank

VBlank

Embedded Data

The embedded data contains the configuration of the

image being displayed. This includes all register settings

used to capture the current frame. The registers embedded

in these rows are as follows:

Line 1:

Registers R0x3000 to R0x312F

Line 2:

Registers R0x3136 to R0x31BF, R0x31D0 to R0x31FF

NOTE: All undefined registers will have a value of 0.

In parallel mode, since the pixel word depth is

12−bits/pixel, the sensor 16−bit register data will be

transferred over 2 pixels where the register data will be

broken up into 8 MSB and 8 LSB. The alignment of the 8−bit

data will be on the 8 MSB bits of the 12−bit pixel word. For

example, of a register value of 0x1234 is to be transmitted,

it will be transmitted over 2, 12−bit pixels as follows: 0x120,

0x340.

The first pixel of each line in the embedded data is a tag

value of 0x0A0. This signifies that all subsequent data is 8

bit data aligned to the MSB of the 12−bit pixel.

The figure below summarizes how the embedded data

transmission looks like. It should be noted that data, as

shown in Figure 18, is aligned to the MSB of each word:

Figure 18. Format of Embedded Data Output within a Frame

{register_

value_LSB}

8’h5A

Data line 1

Data line 2

8’h5A

8’hAA

{register_

address_MSB}

8’hA5

{register_

address_LSB}

8’h5A

{register_

value_MSB}

8’h5A

{register_

value_LSB}

data_format_

code =8’h0A

8’hAA

{register_

address_MSB}

8’hA5

{register_

address_LSB}

8’h5A

{register_

value_MSB}

8’h5A

data_format_

code =8’h0A

The data embedded in these rows are as follows:

• 0x0A0 − identifier

• 0xAA0

• Register Address MSB of the first register

• 0xA50

• Register Address LSB of the first register

• 0x5A0

• Register Value MSB of the first register addressed

• 0x5A0

• Register Value LSB of the first register addressed

• 0x5A0

• Register Value MSB of the register at first address + 2

• 0x5A0

• Register Value LSB of the register at first address + 2

• 0x5A0

• etc.

AR0130CSSC00SPBA0-DP1 Datasheet(PDF) 19 Page - ON Semiconductor

AR0130CSSC00SPBA0-DP1 Datasheet(HTML) 19 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

Datasheet Download

Link URL