CC430F6137IRGCT.B datasheet(39/133 Pages) TI2

39 / 133 page

CC430F6137, CC430F6135, CC430F6127, CC430F6126, CC430F6125

CC430F5137, CC430F5135, CC430F5133

www.ti.com

SLAS554I – MAY 2009 – REVISED SEPTEMBER 2018

Submit Documentation Feedback

Specifications

(1)

The leakage current is specified by the digital I/O input leakage.

(2)

The analog input voltage range must be within the selected reference voltage range VR+ to VR– for valid conversion results. If the

reference voltage is supplied by an external source or if the internal reference voltage is used and REFOUT = 1, then decoupling

capacitors are required. See Section 5.40 and Section 5.41.

(3)

The internal reference supply current is not included in current consumption parameter IADC12_A.

5.35 12-Bit ADC, Power Supply and Input Range Conditions

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1)

PARAMETER

TEST CONDITIONS

VCC

MIN

TYP

MAX

UNIT

AVCC

Analog supply voltage,

full performance

AVCC and DVCC are connected together,

AVSS and DVSS are connected together,

V(AVSS) = V(DVSS) = 0 V

2.2

3.6

V(Ax)

Analog input voltage range(2)

All ADC12 analog input pins Ax

AVCC

IADC12_A

Operating supply current into

AVCC terminal(3)

fADC12CLK = 5.0 MHz, ADC12ON = 1,

REFON = 0, SHT0 = 0, SHT1 = 0,

ADC12DIV = 0

2.2 V

125

155

µA

3 V

150

220

Input capacitance

Only one terminal Ax can be selected at

one time

2.2 V

Input MUX ON resistance

0 V

≤ VAx ≤ AVCC

200

1900

(1)

REFOUT = 0, external reference voltage: SREF2 = 0, SREF1 = 1, SREF0 = 0. AVCC as reference voltage: SREF2 = 0, SREF1 = 0,

SREF0 = 0. The specified performance of the ADC12 linearity is ensured when using the ADC12OSC. For other clock sources, the

specified performance of the ADC12 linearity is ensured with fADC12CLK maximum of 5.0 MHz.

(2)

SREF2 = 0, SREF1 = 1, SREF0 = 0, ADC12SR = 0, REFOUT = 1

(3)

SREF2 = 0, SREF1 = 1, SREF0 = 0, ADC12SR = 0, REFOUT = 0. The specified performance of the ADC12 linearity is ensured when

using the ADC12OSC divided by 2.

(4)

The ADC12OSC is sourced directly from MODOSC inside the UCS.

(5)

Approximately 10 Tau (τ) are needed to get an error of less than ±0.5 LSB:

tSample = ln(2

n+1) × (R

S + RI) × CI + 800 ns, where n = ADC resolution = 12, RS = external source resistance

5.36 12-Bit ADC, Timing Parameters

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER

TEST CONDITIONS

VCC

MIN

TYP

MAX

UNIT

fADC12CLK

ADC conversion clock

For specified performance of ADC12 linearity

parameters using an external reference

voltage or AVCC as reference(1)

2.2 V, 3 V

0.45

4.8

5.0

MHz

For specified performance of ADC12 linearity

parameters using the internal reference(2)

0.45

2.4

4.0

For specified performance of ADC12 linearity

parameters using the internal reference(3)

0.45

2.4

2.7

fADC12OSC

Internal ADC12

oscillator(4)

ADC12DIV = 0, fADC12CLK = fADC12OSC

2.2 V, 3 V

4.2

4.8

5.4

MHz

tCONVERT

Conversion time

REFON = 0, Internal oscillator,

fADC12OSC = 4.2 MHz to 5.4 MHz

2.2 V, 3 V

2.4

3.1

µs

External fADC12CLK from ACLK, MCLK or

SMCLK, ADC12SSEL

≠ 0

13 ×

1 / fADC12CLK

tSample

Sampling time

RS = 400 Ω, RI = 1000 Ω, CI = 30 pF,

τ = (RS + RI) × CI

(5)

2.2 V, 3 V

1000

CC430F6137IRGCT.B Datasheet(PDF) 39 Page - Texas Instruments

CC430F6137IRGCT.B Datasheet(HTML) 39 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL