Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

MSP430 Datasheet(PDF) 28 Page - Texas Instruments

Part # MSP430
Description  MSP430G2x33, MSP430G2x03 Mixed-Signal Microcontrollers
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

MSP430 Datasheet(HTML) 28 Page - Texas Instruments

Back Button MSP430 Datasheet HTML 24Page - Texas Instruments MSP430 Datasheet HTML 25Page - Texas Instruments MSP430 Datasheet HTML 26Page - Texas Instruments MSP430 Datasheet HTML 27Page - Texas Instruments MSP430 Datasheet HTML 28Page - Texas Instruments MSP430 Datasheet HTML 29Page - Texas Instruments MSP430 Datasheet HTML 30Page - Texas Instruments MSP430 Datasheet HTML 31Page - Texas Instruments MSP430 Datasheet HTML 32Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 96 page
background image
t
SU,MI
t
HD,MI
UCLK
SOMI
SIMO
t
VALID,MO
CKPL = 0
CKPL = 1
1/f
UCxCLK
t
HD,MO
t
LO/HI
t
LO/HI
t
SU,MI
t
HD,MI
UCLK
SOMI
SIMO
t
VALID,MO
t
HD,MO
CKPL = 0
CKPL = 1
t
LO/HI
t
LO/HI
1/f
UCxCLK
28
MSP430G2533, MSP430G2433, MSP430G2333, MSP430G2233
MSP430G2403, MSP430G2303, MSP430G2203
SLAS734G – APRIL 2011 – REVISED APRIL 2016
www.ti.com
Submit Documentation Feedback
Product Folder Links: MSP430G2533 MSP430G2433 MSP430G2333 MSP430G2233 MSP430G2403 MSP430G2303
MSP430G2203
Specifications
Copyright © 2011–2016, Texas Instruments Incorporated
(1)
The DCO wake-up time must be considered in LPM3 and LPM4 for baud rates above 1 MHz.
(2)
Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To ensure that pulses are
correctly recognized, their duration should exceed the maximum specification of the deglitch time.
5.25 USCI (UART Mode)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
MIN
TYP
MAX
UNIT
fUSCI
USCI input clock frequency
SMCLK, duty cycle = 50% ±10%
fSYSTEM
MHz
fmax,BITCLK
Maximum BITCLK clock frequency
(equals baud rate in MBaud)(1)
3 V
2
MHz
tτ
UART receive deglitch time(2)
3 V
50
100
600
ns
5.26 USCI (SPI Master Mode)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5-16
and Figure 5-17)
PARAMETER
TEST CONDITIONS
VCC
MIN
MAX
UNIT
fUSCI
USCI input clock frequency
SMCLK, duty cycle = 50% ±10%
fSYSTEM
MHz
tSU,MI
SOMI input data setup time
3 V
75
ns
tHD,MI
SOMI input data hold time
3 V
0
ns
tVALID,MO
SIMO output data valid time
UCLK edge to SIMO valid, CL = 20 pF
3 V
20
ns
Figure 5-16. SPI Master Mode, CKPH = 0
Figure 5-17. SPI Master Mode, CKPH = 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com