MSP430F2121IPWR.B datasheet(9/68 Pages) TI2

9 / 68 page

MSP430F21x1

www.ti.com

SLAS439F

– SEPTEMBER 2004 – REVISED AUGUST 2011

Special Function Registers

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits

not allocated to a functional purpose are not physically present in the device. Simple software access is provided

with this arrangement.

Legend

Bit can be read and written.

rw-0, 1

Bit can be read and written. It is Reset or Set by PUC.

rw-(0), (1)

Bit can be read and written. It is Reset or Set by POR.

SFR bit is not present in device.

Table 6. Interrupt Enable 1

Address

00h

ACCVIE

NMIIE

OFIE

WDTIE

rw-0

WDTIE

Watchdog timer interrupt enable. Inactive if watchdog mode is selected. Active if watchdog timer is configured in interval

timer mode.

OFIE

Oscillator fault interrupt enable

NMIIE

(Non)maskable interrupt enable

ACCVIE

Flash access violation interrupt enable

Table 7. Interrupt Enable 2

Address

01h

Table 8. Interrupt Flag Register 1

Address

02h

NMIIFG

RSTIFG

PORIFG

OFIFG

WDTIFG

rw-0

rw-(0)

rw-(1)

rw-1

rw-(0)

WDTIFG

Set on watchdog timer overflow (in watchdog mode) or security key violation.

Reset on VCC power-up or a reset condition at RST/NMI pin in reset mode.

OFIFG

Flag set on oscillator fault

RSTIFG

External reset interrupt flag. Set on a reset condition at RST/NMI pin in reset mode. Reset on VCC power up.

PORIFG

Power-on reset interrupt flag. Set on VCC power up.

NMIIFG

Set via RST/NMI pin

Table 9. Interrupt Flag Register 2

Address

03h

MSP430F2121IPWR.B Datasheet(PDF) 9 Page - Texas Instruments

MSP430F2121IPWR.B Datasheet(HTML) 9 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

Datasheet Download

Link URL