Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

THS4522IPWR Datasheet(PDF) 8 Page - Texas Instruments

Part # THS4522IPWR
Description  THS452x Very Low Power, Negative Rail Input, Rail-To-Rail Output, Fully Differential Amplifier
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

THS4522IPWR Datasheet(HTML) 8 Page - Texas Instruments

Back Button THS4522IPWR Datasheet HTML 4Page - Texas Instruments THS4522IPWR Datasheet HTML 5Page - Texas Instruments THS4522IPWR Datasheet HTML 6Page - Texas Instruments THS4522IPWR Datasheet HTML 7Page - Texas Instruments THS4522IPWR Datasheet HTML 8Page - Texas Instruments THS4522IPWR Datasheet HTML 9Page - Texas Instruments THS4522IPWR Datasheet HTML 10Page - Texas Instruments THS4522IPWR Datasheet HTML 11Page - Texas Instruments THS4522IPWR Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 71 page
background image
THS4521, THS4522, THS4524
SBOS458H – DECEMBER 2008 – REVISED JUNE 2015
www.ti.com
7.5 Electrical Characteristics: VS+ – VS– = 3.3 V
At VS+ = 3.3 V, VS– = 0 V, VOCM = open, VOUT = 2 VPP (differential), RL = 1 kΩ differential, G = 1 V/V, single-ended input,
differential output, and input and output referenced to midsupply, unless otherwise noted.
TEST
PARAMETER
TEST CONDITIONS
LEVEL(1)
MIN
TYP
MAX
UNIT
AC PERFORMANCE
VOUT = 100 mVPP, G = 1
C
135
MHz
VOUT = 100 mVPP, G = 2
C
49
MHz
Small-signal bandwidth
VOUT = 100 mVPP, G = 5
C
18.6
MHz
VOUT = 100 mVPP, G = 10
C
9.3
MHz
Gain bandwidth product
VOUT = 100 mVPP, G = 10
C
93
MHz
Large-signal bandwidth
VOUT = 2 VPP, G = 1
C
95
MHz
Bandwidth for 0.1-dB flatness
VOUT = 2 VPP, G = 1
C
20
MHz
Rising slew rate (differential)
VOUT = 2-V Step, G = 1, RL = 200 Ω
C
420
V/
μs
Falling slew rate (differential)
VOUT = 2-V Step, G = 1, RL = 200 Ω
C
460
V/
μs
Overshoot
VOUT = 2-V Step, G = 1, RL = 200 Ω
C
1.2%
Undershoot
VOUT = 2-V Step, G = 1, RL = 200 Ω
C
2.1%
Rise time
VOUT = 2-V Step, G = 1, RL = 200 Ω
C
4
ns
Fall time
VOUT = 2-V Step, G = 1, RL = 200 Ω
C
3.5
ns
Settling time to 1%
VOUT = 2-V Step, G = 1, RL = 200 Ω
C
13
ns
HARMONIC DISTORTION
f = 1 MHz, VOUT = 2 VPP, G = 1
C
–85
dBc
2nd harmonic
f = 1 kHz, VOUT = 1 VRMS, G = 1
(2),
C
–133
dBc
differential input
f = 1 MHz, VOUT = 2 VPP, G = 1
C
–90
dBc
3rd harmonic
f = 1 kHz, VOUT = 1 VRMS, G = 1
(2),
C
–141
dBc
differential input
Two-tone, f1 = 2 MHz, f2 = 2.2 MHz,
Second-order intermodulation distortion
C
–83
dBc
VOUT = 2-VPP envelope
Two-tone, f1 = 2 MHz, f2 = 2.2 MHz,
Third-order intermodulation distortion
C
–90
dBc
VOUT = 2-VPP envelope
Input voltage noise
f > 10 kHz
C
4.6
nV/
√Hz
Input current noise
f > 100 kHz
C
0.6
pA/
√Hz
Overdrive recovery time
Overdrive = ±0.5 V
C
80
ns
Output balance error
VOUT = 100 mV, f ≤ 2 MHz (differential input)
C
–57
dB
Closed-loop output impedance
f = 1 MHz (differential)
C
0.3
Ω
Channel-to-channel crosstalk (THS4522,
f = 10 kHz, measured differentially
C
–125
dB
THS4524)
DC PERFORMANCE
Open-loop voltage gain (AOL)
A
100
116
dB
TA = +25°C
A
±0.2
±2
mV
Input-referred offset voltage
TA = –40°C to +85°C
B
±0.5
±3.5
mV
Input offset voltage drift(3)
TA = –40°C to +85°C
C
±2
μV/°C
TA = +25°C
B
0.65
0.85
μA
Input bias current(4)
TA = –40°C to +85°C
B
0.75
0.95
μA
Input bias current drift(3)
TA = –40°C to +85°C
B
±1.75
±2
nA/°C
TA = +25°C
B
±30
±180
nA
Input offset current
TA = –40°C to +85°C
B
±30
±215
nA
Input offset current drift(3)
TA = –40°C to +85°C
B
±100
±600
pA/°C
(1)
Test levels: (A) 100% tested at 25°C. Over temperature limits set by characterization and simulation. (B) Limits set by characterization
and simulation. (C) Typical value only for information.
(2)
Not directly measurable; calculated using noise gain of 101 as described in the Applications section, Audio Performance.
(3)
Input offset voltage drift, input bias current drift, input offset current drift, and VOCM drift are average values calculated by taking data at
the maximum-range ambient-temperature end points, computing the difference, and dividing by the temperature range. Maximum drift is
set by the distribution of a large sampling of devices. Drift is not specified by a test or a quality assurance (QA) sample test.
(4)
Input bias current is positive out of the device.
8
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: THS4521 THS4522 THS4524



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com