Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

DM505LRBABF Datasheet(PDF) 117 Page - Texas Instruments

Part # DM505LRBABF
Description  DM505 SoC for Vision Analytics 15mm Package (ABF) Silicon Revision 2.0
PDF  295 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

DM505LRBABF Datasheet(HTML) 117 Page - Texas Instruments

Back Button DM505LRBABF Datasheet HTML 113Page - Texas Instruments DM505LRBABF Datasheet HTML 114Page - Texas Instruments DM505LRBABF Datasheet HTML 115Page - Texas Instruments DM505LRBABF Datasheet HTML 116Page - Texas Instruments DM505LRBABF Datasheet HTML 117Page - Texas Instruments DM505LRBABF Datasheet HTML 118Page - Texas Instruments DM505LRBABF Datasheet HTML 119Page - Texas Instruments DM505LRBABF Datasheet HTML 120Page - Texas Instruments DM505LRBABF Datasheet HTML 121Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 117 / 295 page
background image
vinx_clki
(positive-edge clocking)
V4
vinx_d[23:0]/sig
V5
vinx_clki
(negative-edge clocking)
SPRS8xx_VIP_02
vinx_clki
V2
V1
V3
SPRS91v_VIP_01
117
DM505
www.ti.com
SPRS976E – NOVEMBER 2016 – REVISED MAY 2018
Submit Documentation Feedback
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
5.9.6.2
VIP
The device includes 1 Video Input Ports (VIP).
Table 5-28, Figure 5-19 and Figure 5-20 present timings and switching characteristics of the VIPs.
Table 5-28. Timing Requirements for VIP (1)(2)
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
V1
tc(CLK)
Cycle time, vinx_clki(3)(5)
5.99 (1)
ns
V2
tw(CLKH)
Pulse duration, vinx_clki high(3)(5)
0.45×P (2)
ns
V3
tw(CLKL)
Pulse duration, vinx_clki low(3)(5)
0.45×P (2)
ns
V4
tsu(CTL/DATA-CLK)
Input setup time, Control (vinx_dei, vinx_vsynci, vinx_fldi,
vinx_hsynci) and Data (vinx_dn) valid to vinx_clki transition (3)(4)(5)
2.52
ns
V5
th(CLK-CTL/DATA)
Input hold time, Control (vinx_dei, vinx_vsynci, vinx_fldi,
vinx_hsynci) and Data (vinx_dn) valid from vinx_clki transition(3)(4)(5)
-0.05
ns
(1) For maximum frequency of 165 MHz.
(2) P = vinx_clki period.
(3) x in vinx = 1a, 1b, 2a and 2b.
(4) n in dn = 0 to 7 when x = 1b, 2b;
n = 0 to 23 when x = 1a and 2a;
(5) i in clki, dei, vsynci, hsynci and fldi = 0 or 1.
Figure 5-19. Video Input Ports Clock Signal
Figure 5-20. Video Input Ports Timings
CAUTION
The IO timings provided in this section are only valid for VIN1 and VIN2 if
signals within a single IOSET are used. The IOSETs are defined in Table 5-29
and Table 5-30.
In Table 5-29 and Table 5-30 are presented the specific groupings of signals (IOSET) for use with vin1a,
vin1b, vin2a and vin2b.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com