Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

DM505LRBABF Datasheet(PDF) 114 Page - Texas Instruments

Part # DM505LRBABF
Description  DM505 SoC for Vision Analytics 15mm Package (ABF) Silicon Revision 2.0
PDF  295 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

DM505LRBABF Datasheet(HTML) 114 Page - Texas Instruments

Back Button DM505LRBABF Datasheet HTML 110Page - Texas Instruments DM505LRBABF Datasheet HTML 111Page - Texas Instruments DM505LRBABF Datasheet HTML 112Page - Texas Instruments DM505LRBABF Datasheet HTML 113Page - Texas Instruments DM505LRBABF Datasheet HTML 114Page - Texas Instruments DM505LRBABF Datasheet HTML 115Page - Texas Instruments DM505LRBABF Datasheet HTML 116Page - Texas Instruments DM505LRBABF Datasheet HTML 117Page - Texas Instruments DM505LRBABF Datasheet HTML 118Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 114 / 295 page
background image
114
DM505
SPRS976E – NOVEMBER 2016 – REVISED MAY 2018
www.ti.com
Submit Documentation Feedback
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
The DPLL has three output clocks (namely CLKOUT, CLKOUTX2, and CLKOUTHIF). CLKOUT and
CLKOUTX2 run at the bypass frequency whenever the DPLL enters a bypass mode. Both of them are
generated from the lock frequency divided by a post-divider (namely M2 post-divider). The third clock,
CLKOUTHIF, has no automatic bypass capability. It is an output of a post-divider (M3 post-divider) with
the input clock selectable between the internal lock clock (Fdpll) and CLKINPHIF input of the PLL through
an asynchronous multplexing.
For more information, see the Power, Reset, and Clock Management chapter of the Device TRM.
Table 5-25 summarizes DPLL type described in Section 5.9.4.3, DPLLs, DLLs Specifications.
Table 5-25. DPLL Control
DPLL NAME
CONTROLLED BY PRCM
DPLL_CORE
Yes(1)
DPLL_EVE_VID_DSP
Yes(1)
DPLL_GMAC_DSP
Yes(1)
DPLL_PER
Yes(1)
DPLL_DDR
Yes(1)
(1) DPLL is in the always-on domain.
Table 5-26 and summarize the DPLL characteristics and assume testing over recommended operating
conditions.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com