 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AD4086BBCZ Datasheet(PDF) 63 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD4086BBCZ Datasheet(HTML) 63 Page - Analog Devices |
|
|
63 / 91 page  Data Sheet AD4086 DIGITAL FEATURES analog.com Rev. 0 | 63 of 91 Filter Reset Conditions Direct LVDS When accessing the filtered data directly via the LVDS interface, the AD4086 resets the filter by the following two methods: ► By configuring the filter, by issuing a write to the filter configu- ration register, Bits[7:0] (see the Filter Configuration Register section, Address 0x29). ► By asserting a GPIO that’ is configured for FILTER_SYNC opera- tion. With FIFO When the FIFO is enabled, the user must use a GPIO configured as FILTER_SYNC to reset the filter for each FIFO acquisition. Filter Synchronization Set GPIO_x_SEL to FILTER_SYNC to configure this input providing synchronization to the controller of the user, which can be used to synchronize the filters across multiple AD4086 devices. The FILTER_SYNC signal timing requirements for a filter reset are shown in Figure 93. Figure 93. Filter Reset Timing |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
