APEX20KC datasheet(12/90 Pages) ALTERA

12 / 90 page

Altera Corporation

APEX 20KC Programmable Logic Device Data Sheet

Figure 5. APEX 20KC Logic Element

Each LE’s programmable register can be configured for D, T, JK, or SR

operation. The register’s clock and clear control signals can be driven by

global signals, general-purpose I/O pins, or any internal logic. For

combinatorial functions, the register is bypassed and the output of the

LUT drives the outputs of the LE.

Each LE has two outputs that drive the local, MegaLAB, or FastTrack

interconnect routing structure. Each output can be driven independently

by the LUT’s or register’s output. For example, the LUT can drive one

output while the register drives the other output. This feature, called

LUT can be used for unrelated functions. The LE can also drive out

registered and unregistered versions of the LUT output.

labclk1

labclk2

labclr1

labclr2

Carry-In

Clock & Clock

Enable Select

Carry-Out

Look-Up

Table

(LUT)

Carry

Chain

Cascade

Chain

Cascade-In

Cascade-Out

To FastTrack Interconnect,

MegaLAB Interconnect,

or Local Interconnect

To FastTrack Interconnect,

MegaLAB Interconnect,

or Local Interconnect

Programmable

PRN

CLRN

ENA

Packed

Chip-Wide

Reset

labclkena1

labclkena2

Synchronous

Load & Clear

Logic

LAB-wide

Synchronous

Load

LAB-wide

Synchronous

Clear

Asynchronous

Clear/Preset/

Load Logic

data1

data2

data3

data4

APEX20KC Datasheet(PDF) 12 Page - Altera Corporation

APEX20KC Datasheet(HTML) 12 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

Datasheet Download

Link URL