Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

M58LW064 Datasheet(PDF) 32 Page - STMicroelectronics

Part # M58LW064
Description  64 Mbit x16 and x16/x32, Block Erase Low Voltage Flash Memories
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M58LW064 Datasheet(HTML) 32 Page - STMicroelectronics

Back Button M58LW064 Datasheet HTML 28Page - STMicroelectronics M58LW064 Datasheet HTML 29Page - STMicroelectronics M58LW064 Datasheet HTML 30Page - STMicroelectronics M58LW064 Datasheet HTML 31Page - STMicroelectronics M58LW064 Datasheet HTML 32Page - STMicroelectronics M58LW064 Datasheet HTML 33Page - STMicroelectronics M58LW064 Datasheet HTML 34Page - STMicroelectronics M58LW064 Datasheet HTML 35Page - STMicroelectronics M58LW064 Datasheet HTML 36Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 53 page
background image
M58LW064A, M58LW064B
32/53
Table 25. Synchronous Burst Read
(TA = 0 to 70°C, –40 to 85°C, VDD = 2.7V to 3.6V, VDD = 1.8V to VDD)
Note: 1. Data output should be read on the valid clock edge.
2. For paramters not listed see Asynchronous Read.
Symbol(2)
Parameter
Test Condit ion
Min
Max
Unit
tAVLL
Address Valid to Latch Enable Low
E= VIL
10
ns
tBHKH
Burst Address Advance High toValid Clock Edge
E = VIL,G = VIL,L = VIH
10
ns
tBLKH
Burst Address Advance Low to Valid Clock Edge
E= VIL,G = VIL,L = VIH
10
ns
tELLL
Chip Enable Low to Latch Enable low
0
ns
tGLKH
Output Enable Low to Valid Clock Edge
E=VIL,L = VIH
20
ns
tKHAX
Valid Clock Edge to Address Transition
E= VIL
0ns
tKHLL
Valid Clock Edge to Latch Enable Low
E= VIL
0ns
tKHLX
Valid Clock Edge to Latch Enable Transition
E= VIL
0ns
tKHQX
Valid Clock Edge to Output Transition
E= VIL,G = VIL,L = VIH
6ns
tLLKH
Latch Enable Low to Valid Clock Edge
E= VIL
10
ns
tQVKH
(1)
Output Valid to Valid Clock Edge
E= VIL,G = VIL,L = VIH
10
ns
tRLKH
Valid Data Ready Low to Valid Clock Edge
E= VIL,G = VIL,L = VIH
10
ns
Figure 12. Synchronous Burst Read (9.1.1.1 example)
X-Latency = 0 (M14-M11 = 0100), Y-Latency = 1 (M9 = 0), Burst Length = 4 (M2-M0 = 001),
Burst Type = Sequential (M7 = 1), Valid Clock Edge = Rising (M6 = 1)
AI03698
K
(1)
For set up signals and timings see Synchronous Burst Read 8.1.1.1
14
13
12
11
10
9
DQ0-DQx
tQVKH
tKHQX
Q0
Q1
Q2
Q3
Q0
Q1
SETUP
(1)
Burst Read
Q0 to Q3
Burst Read Wraps if Device
remains Selected (E = VIL)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com