| Electronic Components Datasheet Search |
|
TDA7572 Datasheet(PDF) 48 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
TDA7572 Datasheet(HTML) 48 Page - STMicroelectronics |
|
48 / 64 page ![]() Diagnostics TDA7572 48/64 10 Diagnostics Diagnostics are grouped into two categories, those performed only during standby, and those available during amplifier operation. When Mode[1:0] indicate the I2C is active, the RunDiag bit must be set (by an I2C write to the Faults1 register) to initiate diagnostics. When Mode[1:0]indicate the I2C is not active, the state of Mode[1:0] are further decoded to determine if the diagnostics should be run automatically during power-up Diagnostics performed during power-up (Power Up Diagnostic or PUD, sometimes called "Turn-on-diagnostics") are: 1. Output shorted to ground 2. Output shorted to Vs 3. Shorted transducer 4. Open Transducer During operation the following conditions are continuously monitored: 1. DC offset across the speaker 2. Die temperature 3. External temperature 4. Output Clipping 5. Output overcurrent 6. Power supply overcurrent Faults are reported in a simple manner for bus free operation. The open drain WS/Clip_L pin asserts when clipping occurs, and the Address0/Fault_L pin asserts if any there are any other faults. In case of busfree operation the Address0/Fault is the logical OR of all fault conditions. When I2C bus is present, one can read detailed fault status, as well as control the diagnostics being performed via TDA7572's registers, Address0/Fault_L is used to determine which one has to be the I2C bus Address0 of this IC or, in case of DAC operation, it is used to assert when clipping occurs. In this case the Address0 of I2C bus address is automatically set to zero, which implies that only two TDA7572 can be addressed. In any Mode case a clipping output is present. The detailed procedure implemented to manage these faults follows: 10.1 Faults during operation: 10.1.1 DC offset across the speaker I2Cbus: If the module of VHOUTF1 - VHOUTF2 > 3Vfor more then 100ms the Offset bit in register Faults2 is set and the external FET's are tristated. The bit is cleared using the W1TC procedure. Resetting the bit removes the tristate mode and modulator operation is restored No I2Cbus: Operation is as above except the fault is also reported by asserting the Address0/Fault_L pin. In order to restart the system is necessary to pass through standby mode. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |