RHF1201

Definitions of specified parameters

15/18

Effective resolution bandwidth

For a given sampling rate and clock jitter, the analog input frequency at which the SINAD is

reduced of 3 dB.

Pipeline delay

Delay between the initial sample of the analog input and the availability of the corresponding

digital data output on the output bus. Also called data latency. It is expressed as a number of

clock cycles.