Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STV0299B Datasheet(PDF) 22 Page - STMicroelectronics

Part # STV0299B
Description  QPSK/BPSK LINK IC
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STV0299B Datasheet(HTML) 22 Page - STMicroelectronics

Back Button STV0299B Datasheet HTML 18Page - STMicroelectronics STV0299B Datasheet HTML 19Page - STMicroelectronics STV0299B Datasheet HTML 20Page - STMicroelectronics STV0299B Datasheet HTML 21Page - STMicroelectronics STV0299B Datasheet HTML 22Page - STMicroelectronics STV0299B Datasheet HTML 23Page - STMicroelectronics STV0299B Datasheet HTML 24Page - STMicroelectronics STV0299B Datasheet HTML 25Page - STMicroelectronics STV0299B Datasheet HTML 26Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 36 page
background image
STV0299B
5REGISTER LIST (continued)
22/36
INPUT/OUTPUT CONFIGURATION REGISTER (refer to
Section 4.2.1 on page 12)
IOCFG
0C
F0
7
OP1 control
1: Open drain
0: Normal
6
OP1 value
5
OP0 control
1: Open drain
0: Normal
4
OP0 value
3
This bit must be programmed to zero.
[2:1]
Nyquist Filter
These bits determine Nyquist filter settings:
00 = raised cosine at 35%
01 = raised cosine at 20%
10 = reserved
11 = reserved
0
Bit 0 when set, multiplies the data on the Q input by -1 in order to
accommodate QPSK modulation with another convention of rotation
sense. This is equivalent to a permutation of I and Q inputs, or a spec-
tral symmetry. This permutation is performed after derotation.
AGC1 CONTROL REGISTER (refer to
Section 4.2.2 on page 12)
AGC1C
0D
81
7
DC offset compensation:
1: On
0: Off
[6:3]
These bits must be programmed to zero.
[2:0]
beta_agc1
TIMING LOOP REGISTER (refer to
Section 4.3.1 on page 13)
RTC
0E
23
7
This bit must be programmed to zero.
[6:4]
alpha_tmg
3
This bit must be programmed to zero.
[2:0]
beta_tmg
AGC1 REFERENCE REGISTER (refer to
Section 4.2.2 on page 12)
AGC1R
0F
54
7
Iagc
1: Invert
0: Normal
If Iagc is set, the output signal is complemented (i.e. a high value for
the AGC voltage will cause a high gain in the tuner).
6
This bit must be programmed to zero.
[5:0]
AGC1 Reference Value (m1). Refer to page 12.
AGC2 AND OFFSET CONTROL REGISTER (refer to
Section 4.2.5 on page 12)
AGC2O
10
74
[7:5]
AGC2 Coefficient
[4:0]
AGC2_Ref (m2)
Name
HEX
Address
Reset
Value
Bit
Position
Signal Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com