| Electronic Components Datasheet Search |
|
STV0299B Datasheet(PDF) 27 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STV0299B Datasheet(HTML) 27 Page - STMicroelectronics |
|
27 / 36 page ![]() STV0299B 5REGISTER LIST (continued) 27/36 RS CONTROL REGISTER (refer to Section 4.6.6 on page 16) RS 33 F8 7 RS7 - Deinterleaver Enable 1: The input flow is deinterleaved. 0: The input flow is not affected. 6 RS6 - Synchro Enable 1: The synchro is processed. 0: The synchro word search is disabled. The bit-to-byte conversion remains in its current phase regardless of whether the synchro word is recognized or not. This allows the use of the STV0299BB with inner convolutional coding only. 5 RS5 - Reed-Solomon Enable 1: The input code is corrected. 0: No correction happens, all the data is fed to the descrambler. The error signal remains inactive. 4 RS4 - Descrambler Enable 1: The output flow from Reed-Solomon decoder is descrambled. 0: The descrambler is disactivated. 3 RS3 - Write Error Bit 1: If an uncorrectible error happens in DVB, the MSB of the first byte following the sync byte is forced to 1 after descrambling. 0: The output flow is unchanged. 2 RS2 - Block Synchro 1: The first byte of each packet is forced to Hex 47 in mode A. 0: The first byte is the one that is received. In DVB, it should be the synchro byte, complemented every 8th packet. 1 RS1 - Output Clock Polarity 1: The data and control signals are clocked during the high-to-low transition of CLK_OUT. 0: The data and control signals are clocked during the low-to-high transition of CLK_OUT. 0 RS0 - Output Clock Signal Configuration during Parity Bytes 1: D[7:0] and ERROR are null during the parity bytes. If the packet contains more than 8 errors, ERROR only remains high during the data transmission. In parallel mode, CLK_OUT remains low during the parity bytes. In serial mode, the output bit clock is always running. 0: CLK_OUT is continuous and the parity bytes are transmitted. If the packet contains more than 8 errors, ERROR remains high during the entire packet. Name HEX Address Reset Value Bit Position Signal Description |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |