| Electronic Components Datasheet Search |
|
M32C83T Datasheet(PDF) 80 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M32C83T Datasheet(HTML) 80 Page - Renesas Technology Corp |
|
80 / 527 page ![]() Page 57 8 8 4 f o 6 0 0 2 , 1 3 . n a J 1 3 . 1 . v e R 1 3 1 0 - 4 3 0 0 B 9 0 J E R 7. Bus ) T 3 8 / C 2 3 M , 3 8 / C 2 3 M ( p u o r G 3 8 / C 2 3 M 7.2.3 Read and Write Signals _____ ______ When set to the 16-bit data bus, the PM02 bit in the PM0 register selects a combination of the RD, WR ________ _____ ________ _________ and BHE signals or the RD, WRL and WRH signals to determine the read or write signal. When the DS3 _____ ______ ________ to DS0 bits in the DS register are set to "0" (8-bit data bus), set the PM02 bit to "0" (RD/WR/BHE). If any of the DS3 to DS0 bits are set to "1" (16-bit data bus) when accessing an 8-bit space, the combination of _____ ______ ________ RD, WR and BHE is automatically selected regardless of the PM02 bit setting. Tables 7.3 and 7.4 list each signal operations. _____ ______ ________ The RD, WR and BHE signals are combined for the read or write signal after reset. _____ ________ _________ When changing the combination to RD, WRL and WRH, set the PM02 bit before writing data to an external memory. _____ ________ When using the DRAMC to access the DRAM with the 16-bit bus, set the PM02 bit to "1" (RD/ WRL/ _________ WRH). _____ ________ _________ Table 7.3 RD, WRL and WRH Signals Status of External Data Bus RD WR HL L LHL HLH LH H Write 1-byte data to odd address Read 1-byte data from odd address Write 1-byte data to even address Read 1-byte data from even address Data Bus H H L L HL L L LHL L HL H / L LH H / L 8 Bits Write data to both even and odd addresses Read data from both even and odd addresses Write 1-byte data Read 1-byte data 16 Bits BHE Not used Not used A0 Status of External Data Bus Read data Write 1-byte data to even address Write 1-byte data to odd address Write data to both even and odd addresses WRH WRL RD Data Bus 16 Bits H H H H L H L H H L L L H H(1) L(1) L Not used Write 1-byte data Read 1-byte data Not used 8 Bits NOTES: ______ ________ 1. The WR signal is used instead of the WRL signal. _____ ______ ________ Table 7.4 RD, WR and BHE Signals |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |