M32C83T datasheet(94/527 Pages) RENESAS

94 / 527 page

Page 71

8. Clock Generation Circuit

)

(

Figure 8.6 TCSPR and CPSRF Registers

CNT0

CNT1

CNT2

CNT3

(b6 - b4)

CST

NOTES:

1. Rewrite the CNT3 to CNT0 bits after the CST bit is set to "1".

2. Value of the TCSPR register is not reset by software reset or watchdog timer reset.

Count Source Prescaler Register

Division Rate

Select Bit(1)

Operation Enable Bit

0: Divider stops

1: Divider starts

If setting value is n, f2n is divided

the main clock, on-chip oscillator

clock or PLL clock by 2n.

When n is set to "0", no division is

selected.

Nothing is assigned. When write, set to "0".

When read, its content is indeterminate.

Symbol

Address

After Reset(2)

TCSPR

035F16

0XXX 00002

Function

Bit Name

Bit

Symbol

CPSR

(b6 - b0)

Clock Prescaler Reset Flag

Clock Prescaler Reset

Flag

Nothing is assigned. When write, set to "0".

When read, its content is indeterminate.

Symbol

Address

After Reset

CPSRF

034116

0XXX XXXX2

Function

Bit Name

Bit

Symbol

When the CPSR bit is set to "1", fC

divided by 32 is reset.

When read, its content is "0".

M32C83T Datasheet(PDF) 94 Page - Renesas Technology Corp

M32C83T Datasheet(HTML) 94 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL