HD6432147SW datasheet(134/1177 Pages) RENESAS

134 / 1177 page

Section 3 MCU Operating Modes

Rev. 4.00 Sep 27, 2006 page 90 of 1130

REJ09B0327-0400

3.3.3

Mode 3

The CPU can access a 64-kbyte address space in normal mode. The on-chip ROM is enabled.

After a reset, single-chip mode is set, and the EXPE bit in MDCR must be set to 1 in order to use

external addresses.

When the EXPE bit in MDCR is set to 1, ports 1 and 2 function as input ports after a reset. They

can be set to output addresses by setting the corresponding bits in the data direction register

(DDR) to 1. Port 3 functions as a data bus, and part of port 9 carries bus control signals. Clearing

the ABW bit to 0 in the WSCR register makes port B a data bus.

In this operating mode, the available amount of on-chip ROM in products with 64 kbytes or more

of ROM is limited to 56 kbytes.

3.4

Pin Functions in Each Operating Mode

The pin functions of ports 1 to 3, 9, A, and B vary depending on the operating mode. Table 3.3

shows their functions in each operating mode.

Table 3.3

Pin Functions in Each Mode

Port

Mode 1

Mode 2

Mode 3

Port 1

P*/A

Port 2

P*/A

Port A

P*/A

Port 3

P*/D

Port B

P*/D

Port 9

P97

P*/C

P96

C*/P

P*/C

P95 to P93

P*/C

P92 to P91

P90

P*/C

Legend:

P: I/O port

A: Address bus output

D: Data bus I/O

C: Control signals, clock I/O

*: After reset

HD6432147SW Datasheet(PDF) 134 Page - Renesas Technology Corp

HD6432147SW Datasheet(HTML) 134 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL