HD6432147SW datasheet(148/1177 Pages) RENESAS

Part #	HD6432147SW

Description	Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series

PDF	1177 Pages

Scroll/Zoom	100%

Manufacturer	RENESAS [Renesas Technology Corp]

Direct Link	http://www.renesas.com

Logo

148 / 1177 page

Section 4 Exception Handling

Rev. 4.00 Sep 27, 2006 page 104 of 1130

REJ09B0327-0400

4.1.2

Exception Handling Operation

Exceptions originate from various sources. Trap instructions and interrupts are handled as follows:

1. The program counter (PC) and condition-code register (CCR) are pushed onto the stack.

2. The interrupt mask bits are updated. The T bit is cleared to 0.

3. A vector address corresponding to the exception source is generated, and program execution

starts from that address.

For a reset exception, steps 2 and 3 above are carried out.

4.1.3

Exception Sources and Vector Table

The exception sources are classified as shown in figure 4.1. Different vector addresses are

assigned to different exception sources.

Table 4.2 lists the exception sources and their vector addresses.

Exception

sources

Reset

Trace

Interrupts

Direct transition

Trap instruction

(Cannot be used in this LSI)

External interrupts: NMI, IRQ7 to IRQ0

Internal interrupts: interrupt sources in

on-chip supporting modules

Figure 4.1 Exception Sources

HD6432147SW Datasheet(PDF) 148 Page - Renesas Technology Corp