HD6432142 datasheet(553/1177 Pages) RENESAS

553 / 1177 page

Section 16 I

2C Bus Interface [Option]

Rev. 4.00 Sep 27, 2006 page 509 of 1130

REJ09B0327-0400

Bit 1

IRIC

Description

Waiting for transfer, or transfer in progress

(Initial value)

[Clearing conditions]

1. When 0 is written in IRIC after reading IRIC = 1

2. When ICDR is written or read by the DTC

(When the TDRE or RDRF flag is cleared to 0)

(This is not always a clearing condition; see the description of DTC operation for details)

Interrupt requested

[Setting conditions]

•

2C bus format master mode

1. When a start condition is detected in the bus line state after a start condition is issued

(when the TDRE flag is set to 1 because of first frame transmission)

2. When a wait is inserted between the data and acknowledge bit when WAIT = 1

3. At the end of data transfer

(at the rise of the 9th transmit/receive clock pulse when no wait is inserted, (WAIT=0) and,

when a wait is inserted (WAIT=1), at the fall of the 8th transmit/receive clock pulse)

4. When a slave address is received after bus arbitration is lost

(when the AL flag is set to 1)

5. When 1 is received as the acknowledge bit when the ACKE bit is 1

(when the ACKB bit is set to 1)

•

2C bus format slave mode

1. When the slave address (SVA, SVAX) matches

(when the AAS and AASX flags are set to 1)

and at the end of data transfer up to the subsequent retransmission start condition or stop

condition detection

(when the TDRE or RDRF flag is set to 1)

2. When the general call address is detected

(when FS = 0 and the ADZ flag is set to 1)

and at the end of data transfer up to the subsequent retransmission start condition or stop

condition detection

(when the TDRE or RDRF flag is set to 1)

3. When 1 is received as the acknowledge bit when the ACKE bit is 1

(when the ACKB bit is set to 1)

4. When a stop condition is detected

(when the STOP or ESTP flag is set to 1)

•

Synchronous serial format, and formatless mode

1. At the end of data transfer

(when the TDRE or RDRF flag is set to 1)

2. When a start condition is detected with serial format selected

3. When the SW bit is set to 1 in DDCSWR

Except the above, when the conditions to set the TDRE or RDRF internal flag to 1 is generated

HD6432142 Datasheet(PDF) 553 Page - Renesas Technology Corp

HD6432142 Datasheet(HTML) 553 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL