Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

HD6432142 Datasheet(PDF) 635 Page - Renesas Technology Corp

Part # HD6432142
Description  Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series
PDF  1177 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6432142 Datasheet(HTML) 635 Page - Renesas Technology Corp

Back Button HD6432142 Datasheet HTML 631Page - Renesas Technology Corp HD6432142 Datasheet HTML 632Page - Renesas Technology Corp HD6432142 Datasheet HTML 633Page - Renesas Technology Corp HD6432142 Datasheet HTML 634Page - Renesas Technology Corp HD6432142 Datasheet HTML 635Page - Renesas Technology Corp HD6432142 Datasheet HTML 636Page - Renesas Technology Corp HD6432142 Datasheet HTML 637Page - Renesas Technology Corp HD6432142 Datasheet HTML 638Page - Renesas Technology Corp HD6432142 Datasheet HTML 639Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 635 / 1177 page
background image
Section 18 Host Interface
Rev. 4.00 Sep 27, 2006 page 591 of 1130
REJ09B0327-0400
HICR2
Bit 2
HICR2
Bit 1
HICR
Bit 2
HICR
Bit 1
IBFIE4
IBFIE3
IBFIE2
IBFIE1
Description
——
—
0
Input data register (IDR1) reception completed interrupt
request disabled
(Initial value)
——
—
1
Input data register (IDR1) reception completed interrupt
request enabled
——
0
—
Input data register (IDR2) reception completed interrupt
request disabled
(Initial value)
——
1
—
Input data register (IDR2) reception completed interrupt
request enabled
—
0
——
Input data register (IDR3) reception completed interrupt
request disabled
(Initial value)
—
1
——
Input data register (IDR3) reception completed interrupt
request enabled
0
——
—
Input data register (IDR4) reception completed interrupt
request disabled
(Initial value)
1
——
—
Input data register (IDR4) reception completed interrupt
request enabled
HICR Bit 0—Fast A20 Gate Function Enable (FGA20E): Enables or disables the fast A20 gate
function. When the fast A20 gate is disabled, the normal A20 gate can be implemented byte
firmware operation of the P81 output.
HICR
Bit 0
FGA20E
Description
0
Fast A20 gate function disabled
(Initial value)
1
Fast A20 gate function enabled
HICR2 Bit 0—Reserved: Do not set this bit to 1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com