| Electronic Components Datasheet Search |
|
7641 Datasheet(PDF) 97 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7641 Datasheet(HTML) 97 Page - Renesas Technology Corp |
|
97 / 385 page ![]() Rev.2.00 Aug 28, 2006 page 80 of 113 7641 Group REJ09B0336-0200 HARDWARE FUNCTIONAL DESCRIPTION Fig. 76 STA ($ zz), Y instruction sequence when EDMA enabled φ SYNCOUT RD WR Address Data PC +1 PC PC + 2 Op code EDMA BAL BAL, 00 BAL+1, 00 ADL + Y, ADH ADL + Y, ADH + C ADL ADH InvalidData Next Op code φ SYNCOUT RD WR Address Data PC +1 PC PC + 2 Op code EDMA BAL BAL, 00 BAL+1, 00 ADL + Y, ADH ADL + Y, ADH + C ADL ADH Invalid Data Next Op code Fig. 77 LDA ($ zz), Y instruction sequence when EDMA enabled and T flag = “0” Fig. 78 LDA ($ zz), Y instruction sequence when EDMA enabled and T flag = “1” φ SYNCOUT RD WR Address Data PC +1 PC X, 00 Op code EDMA BAL BAL, 00 BAL+1, 00 ADL + Y, ADH ADL + Y, ADH + C ADL ADH Invalid Data Next Op code PC + 2 Invalid Data |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |