Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SH7101 Datasheet(PDF) 42 Page - Renesas Technology Corp

Part # SH7101
Description  32-Bit RISC Microcomputer
PDF  560 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7101 Datasheet(HTML) 42 Page - Renesas Technology Corp

Back Button SH7101 Datasheet HTML 38Page - Renesas Technology Corp SH7101 Datasheet HTML 39Page - Renesas Technology Corp SH7101 Datasheet HTML 40Page - Renesas Technology Corp SH7101 Datasheet HTML 41Page - Renesas Technology Corp SH7101 Datasheet HTML 42Page - Renesas Technology Corp SH7101 Datasheet HTML 43Page - Renesas Technology Corp SH7101 Datasheet HTML 44Page - Renesas Technology Corp SH7101 Datasheet HTML 45Page - Renesas Technology Corp SH7101 Datasheet HTML 46Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 560 page
background image
Section 1 Overview
Rev.1.00 Sep. 18, 2008 Page 8 of 522
REJ09B0069-0100
Type
Symbol
I/O
Name
Function
MD3 to MD0
Input
Set the mode
Set the operating mode. Inputs at these
pins should not be changed during
operation.
Operating
mode control
FWP
Input
Protection
against write
operation into
flash memory
Pin for the flash memory. This pin is only
used in the flash memory version. Writing
or erasing of flash memory can be
protected. This pin becomes the VCC pin
for the masked ROM version.
RES
Input
Power-on
reset
When this pin is driven low, the chip
becomes to power-on reset state.
MRES
Input
Manual reset
When this pin is driven low, the chip
becomes to manual reset state.
HSTBY
Input
Standby
When this pin is driven low, the chip shifts
to standby mode.
WDTOVF
Output
Watchdog
timer overflow
Output signal for the watchdog timer
overflow. If this pin need to be pulled-
down, use the resistor larger than 1 M
Ω to
pull the pin down.
BREQ
Input
Bus request
Driven low when an external device
request the bus to be released.
System
control
BACK
Output
Bus request
acknowledge
Indicates that the bus is released to the
external device. The device output the
BREQ signal controls the bus after it has
received the
BACK signal.
NMI
Input
Non-maskable
interrupt
Non-maskable interrupt pin. If this pin is
not used, it should be fixed high or low.
IRQ3 to IRQ0 Input
Interrupt
request 3 to 0
These pins request a maskable interrupt.
One of the level input or edge input can be
selected. In case of the edge input, one of
the rising edge, falling edge, or both can
be selected.
Interrupts
IRQOUT
Output
Interrupt
request output
Shows that an interrupt cause has
occurred. It is informed of an interrupt
even when the bus is released.
Address bus A17 to A0
Output
Address bus
These pins output addresses.
Data bus
D7 to D0
I/O
Data bus
8-bit bidirectional bus.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com