SH7708 datasheet(232/633 Pages) RENESAS

232 / 633 page

214

10.2.6

DRAM Control Register (DCR)

The DRAM area control register (DCR) is a 16-bit read/write register that specifies

RAS and CAS

timing and burst control for DRAM connected to area 2. It also specifies address multiplexing and

controls refreshing. When DRAM is connected to area 2, the bus width is fixed at 16 bits. In such

cases, set the area 3 bus width to 16 bits as well. Other areas should be 8 bits or 16 bits. DCR is

initialized to H'0000 by a power-on reset, but is not initialized by a manual resets or in standby

mode. Do not access external memory outside area 2 until initialization of this register is

complete.

Bit:

Bit name:

TPC1

TPC0

RCD1

RCD0

—

TRAS1

TRAS0

Initial value:

R/W:

R/W

Bit:

Bit name:

—

AMX1

AMX0

RFSH

RMODE

—

Initial value:

R/W:

R/W

Bits 15 and 14—RAS Precharge Time (TPC1, TPC0): These bits set the RAS precharge time for

the DRAM connected to area 2.

Description

Bit 15: TPC1

Bit 14: TPC0

Normally

Immediately after Self-Refresh

1 cycle (Initial value)

2 cycles (Initial value)

2 cycles

5 cycles

3 cycles

8 cycles

4 cycles

11 cycles

Bits 13 and 12—RAS–CAS Delay (RCD1, RCD0): These bits set the RAS–CAS delay time for

the DRAM connected to area 2.

Bit 13: RCD1

Bit 12: RCD0

Description

1 cycle

(Initial value)

2 cycles

3 cycles

4 cycles

SH7708 Datasheet(PDF) 232 Page - Renesas Technology Corp

SH7708 Datasheet(HTML) 232 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL