Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TDF8553J Datasheet(PDF) 23 Page - NXP Semiconductors

Part # TDF8553J
Description  I2C-bus controlled 4 X 50 Watt power amplifier and multiple voltage regulator
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

TDF8553J Datasheet(HTML) 23 Page - NXP Semiconductors

Back Button TDF8553J Datasheet HTML 19Page - NXP Semiconductors TDF8553J Datasheet HTML 20Page - NXP Semiconductors TDF8553J Datasheet HTML 21Page - NXP Semiconductors TDF8553J Datasheet HTML 22Page - NXP Semiconductors TDF8553J Datasheet HTML 23Page - NXP Semiconductors TDF8553J Datasheet HTML 24Page - NXP Semiconductors TDF8553J Datasheet HTML 25Page - NXP Semiconductors TDF8553J Datasheet HTML 26Page - NXP Semiconductors TDF8553J Datasheet HTML 27Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 47 page
background image
TDF8553J_1
© NXP B.V. 2008. All rights reserved.
Objective data sheet
Rev. 01 — 3 December 2008
23 of 47
NXP Semiconductors
TDF8553J
4
× 50 Watt power amplifier and multiple voltage regulator
11. Characteristics
Table 16.
Characteristics
Tamb =25 °C; VDCDC; VP = 14.4 V; RL =4 Ω; measured in the test circuit Figure 26; unless otherwise specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Amplifier section
Supply voltage behavior
VP(oper)
operating supply voltage
RL =4 Ω
8
14.4
18
V
RL =2 Ω
8
14.4
16
V
Iq(tot)
total quiescent current
no load
-
280
400
mA
Istb
standby current
-
10
50
µA
VO
output voltage
DC
-
7.2
-
V
VP(low)(mute)
low supply voltage mute
6.5
7
8
V
Vhr
headroom voltage
when headroom protection is
activated; see Figure 4
-
1.4
-
V
VPOR
power-on reset voltage
see Figure 13
-
5.5
-
V
VO(offset)
output offset voltage
mute mode and power on
−100
0
+100
mV
Mode select (pin STB)
VSTB
voltage on pin STB
standby mode
-
-
1.3
V
operating mode
2.5
-
5.5
V
mute mode
8
-
VP
V
II
input current
VSTB =5V
-
4
25
µA
Start-up, shut-down and mute timing
twake
wake-up time
from standby before first
I2C-bus transmission is
recognized; via pin STB; see
Figure 12
-
300
500
µs
td(mute_off)
mute off delay time
via I2C-bus (IB1 bit D0);
CSVR =22 µF; see Figure 12
-
250
-
ms
td(mute-on)
delay time from mute to on
soft mute; via I2C-bus
(IB2 bit D1 = 1 to 0)
10
25
40
ms
hard mute; via I2C-bus
(IB2 bit D0 = 1 to 0)
10
25
40
ms
via pin STB;
VSTB =8Vto4V
10
25
40
ms
td(on-mute)
delay time from on to mute
soft mute; via I2C-bus
(IB2 bit D1 = 0 to 1)
10
25
40
ms
hard mute; via I2C-bus
(IB2 bit D0 = 0 to 1)
-
0.4
1
ms
via pin STB;
VSTB =4Vto8V
-
0.4
1
ms
I2C-bus interface
VIL
LOW-level input voltage
on pins SCL and SDA
-
-
1.5
V
VIH
HIGH-level input voltage
on pins SCL and SDA
2.3
-
5.5
V
VOL
LOW-level output voltage
on pin SDA; Iload = 3 mA
-
-
0.4
V
fSCL
SCL clock frequency
-
-
400
kHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com