Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

F75111RG Datasheet(PDF) 36 Page - Feature Integration Technology Inc.

Part # F75111RG
Description  Low Power GPIO Datasheet
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FINTEK [Feature Integration Technology Inc.]
Direct Link  http://www.fintek.com.tw/eng
Logo FINTEK - Feature Integration Technology Inc.

F75111RG Datasheet(HTML) 36 Page - Feature Integration Technology Inc.

Back Button F75111RG Datasheet HTML 32Page - Feature Integration Technology Inc. F75111RG Datasheet HTML 33Page - Feature Integration Technology Inc. F75111RG Datasheet HTML 34Page - Feature Integration Technology Inc. F75111RG Datasheet HTML 35Page - Feature Integration Technology Inc. F75111RG Datasheet HTML 36Page - Feature Integration Technology Inc. F75111RG Datasheet HTML 37Page - Feature Integration Technology Inc. F75111RG Datasheet HTML 38Page - Feature Integration Technology Inc. F75111RG Datasheet HTML 39Page - Feature Integration Technology Inc. F75111RG Datasheet HTML 40Page - Feature Integration Technology Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 45 page
background image
July, 2007
V0.27P
- 34 -
F75111
7.46 GPIO3x Pulse Inverse Register – Index 47h
Power-on default [7:0] =0000_0000b
Bit
Name
R/W
PWR
Description
7-4
Reserved
RO
VSB3V
Read back will be zero
3
GP33_PULSINV
R/W
VSB3V
GPIO33 Pulse inversed. If the pulse inverse is selected, the output
pulse is high pulse. Default low pulse. The pulse width is defined in
CR44.
2
GP32_PULSINV
R/W
VSB3V
GPIO32 Pulse inversed. If the pulse inverse is selected, the output
pulse is high pulse. Default low pulse. The pulse width is defined in
CR44.
1
GP31_PULSINV
R/W
VSB3V
GPIO 31 Pulse inversed. If the pulse inverse is selected, the output
pulse is high pulse. Default low pulse. The pulse width is defined in
CR44.
0
GP30_PULSINV
R/W
VSB3V
GPIO30 Pulse inversed. If the pulse inverse is selected, the output
pulse is high pulse. Default low pulse. The pulse width is defined in
CR44.
7.47 GP3x Edge Detector Enable Register – Index 0x48
Power-on default [7:0] =0000_0000b
Bit
Name
R/W
PWR
Description
7-4
Reserved
RO
VSB3V
Read back will be zero
3
EN_GP33EDGE
R/W
VSB3V
Enable GPIO33 Edge Detector. If set to 1, enable GPIO33 edge
detection. Default is disable.
2
EN_GP32EDGE
R/W
VSB3V
Enable GPIO32 Edge Detector. If set to 1, enable GPIO32 edge
detection. Default is disable.
1
EN_GP31EDGE
R/W
VSB3V
Enable GPIO31 Edge Detector. If set to 1, enable GPIO31 edge
detection. Default is disable.
0
EN_GP30EDGE
R/W
VSB3V
Enable GPIO30 Edge Detector. If set to 1, enable GPIO30 edge
detection. Default is disable.
7.48 GP3X Edge Detector Status Register – Index 0x49
Power-on default [7:0] =0000_0000b



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com