LTC1272-8ACSW datasheet(4/20 Pages) LINER

4 / 20 page

LTC1272

1272fb

LTC1272-XA/C

SYMBOL

PARAMETER

CONDITIONS

MIN

TYP

MAX

UNITS

CS to RD Setup Time

●

0ns

RD to BUSY Delay

CL = 50pF

190

COM Grade

●

230

Data Access Time After RD

↓

CL = 20pF

COM Grade

●

110

CL = 100pF

125

COM Grade

●

150

RD Pulse Width

COM Grade

●

CS to RD Hold Time

●

0ns

Data Setup Time After BUSY

COM Grade

●

Bus Relinquish Time

COM Grade

●

HBEN to RD Setup Time

●

0ns

HBEN to RD Hold Time

●

0ns

t10

Delay Between RD Operations

●

200

t11

Delay Between Conversions

µs

t12

Aperture Delay of Sample and Hold

Jitter < 50ps

t13

CLK to BUSY Delay

170

COM Grade

●

220

tCONV

Conversion Time

●

CLK

CYCLES

HARA TERISTICS

TI I

Note 1: Stresses beyond those listed under Absolute Maximum Ratings

may cause permanent damage to the device. Exposure to any Absolute

Maximum Rating condition for extended periods may affect device

reliability and lifetime.

Note 2: All voltage values are with respect to ground with DGND and

AGND wired together, unless otherwise noted.

Note 3: When the analog input voltage is taken below ground it will be

clamped by an internal diode. This product can handle, with no external

diode, input currents of greater than 60mA below ground without latch-up.

Note 4: VDD = 5V, fCLK = 4MHz for LTC1272-3, and 1.6MHz for

LTC1272-8, tr = tf = 5ns unless otherwise specified. For best analog

performance, the LTC1272 clock should be synchronized to the RD and

CS control inputs with at least 40ns separating convert start from the

nearest clock edge.

Note 5: Linearity error is specified between the actual end points of the

A/D transfer curve.

Note 6: The LTC1272 has the same 0V to 5V input range as the AD7572

but, to achieve single supply operation, it provides a 2.42V reference

output instead of the –5.25V of the AD7572. This requires that the polarity

of the reference bypass capacitor be reversed when plugging an LTC1272

into an AD7572 socket.

Note 7: Guaranteed by design, not subject to test.

Note 8: VDD = 5V. Timing specifications are sample tested at 25°C to

ensure compliance. All input control signals are specified with tr = tf = 5ns

(10% to 90% of 5V) and timed from a voltage level of 1.6V. See Figures 13

through 17.

The

● denotes the specifications which apply over the full operating temperature

range, otherwise specifications are at TA = 25°C. (Note 8)

LTC1272-8ACSW Datasheet(PDF) 4 Page - Linear Technology

LTC1272-8ACSW Datasheet(HTML) 4 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

Datasheet Download

Link URL