| Electronic Components Datasheet Search |
|
MCP3901 Datasheet(PDF) 43 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP3901 Datasheet(HTML) 43 Page - Microchip Technology |
|
43 / 60 page ![]() © 2009 Microchip Technology Inc. DS22192A-page 43 MCP3901 7.2 Modulator Output Register The MOD register contains the most recent modulator data output. The default value corresponds to an equivalent input of 0V on both ADCs. Each bit in this register corresponds to one comparator output on one of the channels. This register should be used as a read-only register. (Note 1). This register is updated at the refresh rate of DMCLK (typically 1 MHz with MCLK=4 MHz). See Section 5.4 “Modulator Output Block” for more details. . REGISTER 7-2: MODULATOR OUTPUT REGISTER (MOD): ADDRESS 0X06 R/W-0 R/W-0 R/W-1 R/W-1 R/W-0 R/W-0 R/W-1 R/W-1 COMP3 _CH1 COMP2 _CH1 COMP1 _CH1 COMP0 _CH1 COMP3 _CH0 COMP2 _CH0 COMP1 _CH0 COMP0 _CH0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 7:4 COMPn_CH1: Comparator Outputs from Channel 1 Modulator bit 3:0 COMPn_CH0: Comparator Outputs from Channel 0 Modulator Note 1: This register can be written in order to overwrite modulator output data but any writing here will corrupt the ADC_DATA on the next three data ready pulses. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |